
Shintaro Izumi, Koh Tsuruda, Takashi Takeuchi, Hyeokjong Lee, Hiroshi Kawaguchi, and Masahiko Yoshimoto
Department of Computer and Systems Engineering, Kobe University
1-1, Rokkodai, Nada, Kobe, 657-8501 Japan
E-mail: {shin, tsuru, take, hyeok, kawapy, yosimoto}@cs28.cs.kobe-u.ac.jp,

Abstract—Concomitantly with the progress of wireless communications, cognitive radio has attracted attention as a solution for depleted frequency bands. Cognitive radio is suitable for wireless sensor networks because it reduces collisions and thereby achieves energy-efficient communication. To make cognitive radio practical, we propose a low-power multi-resolution spectrum sensing (MRSS) architecture that has flexibility in sensing frequency bands. The conventional MRSS scheme consumes much power and can be adapted only slightly to process scaling because it comprises analog circuits. In contrast, the proposed architecture carries out signal processing in a digital domain and can detect occupied frequency bands at multiple resolutions and with low power. Our digital MRSS module can be implemented in 180-nm and 65-nm CMOS processes using Verilog-HDL. We confirmed that the processes respectively dissipate 9.97 mW and 3.45 mW.

Keywords—MRSS, multi-resolution spectrum sensing, cognitive radio, wireless sensor network, low power

I. INTRODUCTION

Society is confronting bandwidth exhaustion problems because frequency bands, which are useful for wireless communications, are limited. Moreover, putting new wireless communication systems into practice is difficult. For those reasons, cognitive radio has attracted attention [1]–[2]. It dynamically senses a frequency spectrum and uses available frequency bands for communication. In so doing, it can dramatically improve bandwidth efficiency.

Furthermore, cognitive radio is useful to enhance power efficiency in a wireless sensor network. A combination system of cognitive radio and wireless sensor networks was proposed in earlier reports [3]–[4]. Using the cognitive wireless sensor network, sensor nodes can reduce collisions and interference in data communication, thereby extending the network lifetime, especially for applications that frequently execute communications such as “flooding”. Nevertheless, several technical issues must be resolved for the use of cognitive radio in wireless sensor networks.

● Spectrum sensing techniques that can recognize surrounding radio wave conditions correctly
● A reconfiguration system that changes communication parameters appropriately based on sensing results
● A dynamic interference avoidance system

Spectrum sensing techniques are the most important for cognitive radio. Because cognitive radio is anticipated for use in various environments in a wireless sensor network, flexibility in spectrum sensing (such as sensing bandwidth, sensing time, and sensing sensitivity) is required. However, that turns out to entail enormous power consumption. Conventional multi-resolution spectrum sensing (MRSS) [5] also consumes large amounts of power: it mainly comprises analog circuits in which a sensing bandwidth and sensing sensitivity are altered by an analog variable filter. To make matters worse, analog circuits will be increasingly unable to adapt to future process scaling.

As described herein, we specifically examine low-power MRSS techniques for spectrum sensing in the cognitive wireless sensor network. Low-power spectrum sensing techniques are demanded to realize the sensor network system with the cognitive radio because sensor nodes have limited battery power. We propose a new low-power MRSS architecture, mainly consisting of digital circuits, to address the problems related to conventional MRSS. We model our MRSS architecture using MATLAB (The MathWorks Inc.); then it is implemented using Verilog-HDL. Finally, we estimate the power consumption of our proposed module and compare it with that of conventional MRSS.

II. MULTI RESOLUTION SPECTRUM SENSING (MRSS): CONVENTIONAL ARCHITECTURE

In general, spectrum sensing requires many frequency filters with different characteristics to detect available frequency bands as sensing targets. On the other hand, MRSS senses the widespread spectrum using a flexible filter, which can change its characteristics in center frequency and bandwidth. The advantages of MRSS are therefore to have flexibility in terms of the center frequency and bandwidth, and not to necessitate preparation of various frequency filters. For example, a filter’s bandwidth can be set arbitrarily. Then a center frequency can be scanned for sensing of the spectrum.

The sensing time is also varied. If the bandwidth is greater, it takes less time to scan the whole frequency spectrum; it takes more time in narrow-bandwidth scanning. In other words, a tradeoff exists between the frequency sensitivity and sensing time. Progressive sensing, by which coarse sensing is followed by fine sensing, is also possible.

Fig. 1 portrays a receiver block diagram in the conventional MRSS architecture.
The receiver has a low intermediate frequency (IF) architecture with differential signaling. The receiver has receiver paths and MRSS paths after the mixer stages. In the analog correlator in MRSS, a spectrum is sensed using an energy detection method, which detects the presence of a carrier frequency in the target bandwidth, judging from the integrator’s output. In reality, this conventional method carries out filtering in a frequency domain by multiplying a window function and integrates it in a time domain. This concept is called “windowing”. Formulas (1) and (2) show the concept of windowing using a cross-correlation operator:

\[
(w \ast r)(x) = \int_{-\infty}^{\infty} w(t) r(x + t) dt
\]

\[
= \int_{-\infty}^{\infty} w(t) r(x + t) dt
\]

\[
= \int_{-\infty}^{\infty} W(f) R(f) e^{j2\pi ft} df ,
\]

\[
(w \ast r)(0) = \int_{-\infty}^{\infty} w(t) r(t) dt
\]

\[
= \int_{-\infty}^{\infty} W(f) R(f) df
\]

where \( w(t) \) is the window function:

\[
w(t) = \begin{cases} w(t_w - t), & \text{if } 0 < t < t_w \\ 0, & \text{elsewhere} \end{cases}
\]

Therein, \( r(t) \) is a baseband signal that is down-converted using a mixer. Then it is multiplied by \( w(t) \) generated using a digital window generator (DWG). The DWG has the same characteristic as a low pass filter (LPF) in the frequency domain. The sensing bandwidth is inversely proportional to \( t_w \) (the pulse width of \( w(t) \)): a narrow window in the time domain has a wide bandwidth in the frequency domain (a wide window has a narrow bandwidth) [6]. Because of these characteristics, the conventional method can change its bandwidth dynamically.

The DWG consists of random access memory (RAM), a digital-to-analog converter (DAC), and an LPF. The RAM stores window data, and the DAC and LPF reconstruct the window signal with a variable pulse width. The pulse width, \( t_w \), can be controlled using two methods: changing the clock frequency and addressing the RAM.

Then, the multiplier’s output is integrated. The integrator is reset for the next MRSS operation as soon as multiplication of \( r(t) \) and \( w(t) \) finishes. The average output value from the integrator is evaluated as the signal intensity.

The conventional MRSS architecture described above presents several issues. First, it consumes much power because the MRSS block has many analog circuits: the DAC, LPF, multiplier, and integrator. Therefore, it is difficult to adapt to process scaling: analog circuits cannot be scaled down or cannot achieve low power, even in a scaled process. Second, in the conventional architecture, wide \( t_w \) is necessary to narrow a bandwidth. It spends a long time for sensitive spectrum sensing.

III. MULTI-RESOLUTION SPECTRUM SENSING (MRSS): PROPOSED ARCHITECTURE

To address the problems in the conventional MRSS architecture, we propose another MRSS using a digital filter with a variable bandwidth. Sensitivity and bandwidth in sensing can be altered by changing the filters’ characteristics. Fig. 2 presents an overview of the proposed MRSS.

Actually, \( F_{PLL} \) is a current frequency in the phase lock loop (PLL); the current sensing width is \( PLL_{step} \). In other words, the current sensing range is \( F_{PLL} \) to \( F_{PLL} + PLL_{step} \). The sensing width, \( PLL_{step} \), is divided into \( n_{filter} \) filters: \( n_{filter} = PLL_{step} / F_{step} \), where \( F_{step} \) is an interval between the filters. The center frequency of the current filter is defined as \( F_c \), which is initially \( F_{PLL} \) and which is increased by \( F_{step} \) in every filter. The filter bandwidth \( BW \) is presumed to be fixed at this time, but it can be changed dynamically.

The transition to the next sensing range is achieved by renewing \( F_{PLL} \) (e.g. \( F_{PLL} = F_{PLL} + PLL_{step} \)). In this operation, the number of filters in a sensing width (sensitivity) is dependent on \( F_{step} \).
1) **Block Diagram**

Fig. 3 shows the receiver architecture of the proposed digital MRSS architecture. The MRSS block is located after the analog-to-digital converter (ADC) for processing in the digital domain. The following subsections describe the RF front-end, ADC, MRSS block, and demodulator/decision block.

2) **RF Front-End**

The RF front-end including the PLL is almost identical to the conventional MRSS architecture; the receiver path and MRSS path are divided and switched. The MRSS path is forwarded directly to the ADC because the MRSS merely detects the existing spectrum. In contrast, the receiver path, which is used for data communication, passes through a variable gain amplifier (VGA). For data communications, the MRSS block must operate as a channel selection filter. Therefore, the VGA is activated in the receiver path.

3) **Analog-to-Digital Converter (ADC)**

Digital circuits for spectrum sensing require a wideband ADC because an RF input has a large dynamic range, whereas the conventional analog approach does not. However, the analog filter consumes much power. In contrast, because the proposed MRSS changes the frequency of the PLL while sensing, it can detect a carrier frequency using a narrow-band ADC. In this study, the sampling rate of the ADC can be reduced to a low value, e.g. 1 MHz, which is equal to that in the conventional MRSS architecture [5]. Furthermore, the PLL and ADC in the proposed architecture requires little overhead because a PLL and DAC are necessary in the conventional one as well.

The conventional analog MRSS scheme achieves a dynamic range from -74 dBm to -42 dBm at a 1.8-V supply voltage. We aim for a dynamic range from -80 dBm to -40 dBm using the ADC. At the same time, we assume that a gain of the RF front-end is 28 dB [7]. Therefore, the received signal becomes 22.36 μV = 2.236 mV as an input voltage to the ADC. By defining the minimum input signal (-80 dBm) as an LSB for the ADC, a resolution of $2^{12}$ or more is necessary. Accordingly, we set the ADC resolution to 12 bits.

4) **MRSS Block**

In this subsection, we describe the proposed digital MRSS block. The MRSS function is implemented with a flexible digital filter, SRAM for data of the filter's coefficient, and a sequencer (Fig. 4). The sequencer controls not only the MRSS module itself but also the frequency output from the PLL and the subsequent demodulator/decision block.

a) **Workflow**

Fig. 5 shows a flowchart for the sequencer in the proposed MRSS block. Each process is described as follows:

A: $BW$ (filter bandwidth), $F_c$ (filter center frequency), $N_{data}$ (number of reference data), $F_{\text{step}}$ (interval between filters), $N_{\text{filters}}$ (number of filters in a sensing range), $N_{\text{range}}$ (number of sensing ranges), and $PLL_{\text{step}}$ (frequency step of the PLL) are set up.

B: Initialize $i_{\text{range}}$.

C: Initialize $i_{\text{filter}}$.

D: Coefficient data for the present $F_c$ is read out from RAM and stored in registers in the flexible digital filter.

E: Filtering by $BW$ and $F_c$ are conducted $N_{\text{data}}$ times using a flexible digital filter.

F: $i_{\text{filter}}$ is incremented; it updates $F_c$ ($F_c = F_c + F_{\text{step}}$)

G: If $i_{\text{filter}}$ equals $N_{\text{filters}}$, then go to H. Otherwise, return to D.

H: $i_{\text{range}}$ is incremented.

I: If $i_{\text{range}}$ equals $N_{\text{range}}$, then go to J. Otherwise, update $F_{PLL}$ ($F_{PLL} = F_{PLL} + PLL_{\text{step}}$); then return to C.

J: MRSS ends.
b) Flexible Digital Filter

We adopted an infinite impulse response (IIR) filter to reduce a filter order. In particular, we implemented an Elliptic IIR filter because it can achieve low power and steep edges. The filter characteristic is depicted in Fig. 6. In this design, as described previously, the target dynamic range is set from -80 dBm to -40 dBm. Even if the maximum power (-40 dBm) is received in an out-of-band (lower than $F_{out1}$ or higher than $F_{out2}$), it can be rejected because the maximum gain ($A_{stop}$) in the out-of-band is set to -50 dB. In this filter, the bandwidth ($F_{pass2} - F_{pass1}$) can be set from 12.5 kHz to 400 kHz.

Fig. 7 presents an illustration of the block diagram of the flexible filter comprising the six-stage Biquad circuits and coefficient registers (see Fig. 8 for a Biquad circuit; one corresponds to a second-order filter). The sequencer in the MRSS block reads the coefficient data from the SRAM (512 words x 16 bits), and writes them to the registers. Once the variable range of the bandwidth is set from 12.5 kHz to 400 kHz, the minimum and maximum filter orders result in 8 and 12, respectively. The Biquad circuit(s) at stage 5 and/or 6 can be clock-gated in some cases to reduce the filter power consumption.

5) Demodulator/Decision Block

Fig. 9 presents an illustration of the demodulator/decision block. In the receiver mode, this block demodulates received data, although it only determines whether a spectrum exists or not in the MRSS mode.
IV. DESIGN AND PERFORMANCE EVALUATION

This section describes simulation results and presents a comparison of performance to the conventional architecture.

1) RTL Simulation

To evaluate the proposed digital MRSS architecture, we implemented it with Verilog-HDL, and conducted a simulation using NC-Verilog [8]. Fig. 10 presents a spectrum input example for testing, generated using MATLAB (The MathWorks, Inc.) [9]. The test spectrum includes three signals shown in Table I. We conducted a simulation using this test spectrum and the observed output signal.

<table>
<thead>
<tr>
<th>TABLE I. CHARACTERISTICS OF INPUT SIGNALS.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal 1</td>
</tr>
<tr>
<td>-----------------</td>
</tr>
<tr>
<td>Center Frequency [MHz]</td>
</tr>
<tr>
<td>Band Width [MHz]</td>
</tr>
</tbody>
</table>

Fig. 11 and 12 portray simulation results obtained when $N_{\text{data}}$ was set to 10, 100, 1000, and 4000. In Fig. 11, $BW$, $F_{\text{step}}$, $PLL_{\text{step}}$, and $N_{\text{filter}}$ were set respectively to 25 kHz, 25 kHz, 250 kHz, and 10. In Fig. 12, they were set respectively to 250 kHz, 0 kHz (no interval in filtering = filtering once), 250 kHz, and one.

We performed some simulations: $BW$ was set to 12.5 kHz, 100 kHz, 250 kHz, and 400 kHz. Fig. 13 shows $\sigma$ (standard deviation) of the MRSS output. Smaller $\sigma$ signifies that the sensing accuracy is higher. To reduce the variation of the MRSS outputs, a large $N_{\text{data}}$ or large $BW$ is needed. The time of sensing is, however, increased when $N_{\text{data}}$ is increased. Meanwhile, if $BW$ is increased, then the sensing time can be reduced because $N_{\text{filter}}$ can be reduced. For example, Fig. 13 shows that all sets, $(BW, N_{\text{data}}) = (12.5 \text{ kHz}, 3000)$, $(25 \text{ kHz}, 2000)$, and $(100 \text{ kHz}, 1000)$ achieve $\sigma$ of less than ±3 dBm.

2) VLSI Implementation

Fig. 14 portrays a chip layout of the proposed MRSS core in an 180-nm and 65-nm CMOS technology. The respective core areas are $900 \times 900 \mu m^2$ and $400 \times 400 \mu m^2$. These
results show that the proposed MRSS has process scalability and that its chip area can be reduced through process scaling.

3) Power Consumption

To verify the effectiveness of the digital MRSS architecture, we estimated the power consumption on the proposed MRSS block using a Synopsys Power Compiler [10]. Fig. 15 presents a comparison between the conventional and proposed MRSS. We compare the power of the MRSS block only because they have almost identical peripheral circuits aside from the MRSS blocks. The proposed MRSS in a 180-nm CMOS technology reduces power consumption by 77% compared to a conventional analog scheme. Furthermore, the 65-nm CMOS technology reduces power consumption by 92%.

In a future work, we will implement the entire receiver. Since the area of a MRSS block is larger than our prediction, reduction of the circuit area is also required.

ACKNOWLEDGMENT

This research was partially supported by the Strategic Information and Communications R&D Promotion Program (SCOPE), the Ministry of Internal Affairs and Communications, Japan, and by a Grant-in-Aid for JSPS Fellows, No. 21000333 from the Ministry of Education, Culture, Sports, Science and Technology (MEXT), Japan. This research was also supported by the VLSI Design and Education Center (VDEC) of The University of Tokyo in collaboration with Synopsys Inc., Cadence Design Systems Inc., Mentor Graphics Corp., and Agilent Technologies Japan Ltd.

REFERENCES


