A 128-bit Chip Identification Generating Scheme Exploiting Load Transistor’s Variation in SRAM Bitcells
