Area Optimization in 6T and 8T SRAM Cells Considering Vth Variation in Future Processes