Area Comparison between 6T and 8T SRAM Cells in Dual- V_{dd} Scheme and DVS Scheme

Yasuhiro MORITA^{†a)}, Hidehiro FUJIWARA[†], Student Members, Hiroki NOGUCHI[†], Nonmember, Yusuke IGUCHI[†], Student Member, Koji NII^{†,††}, Hiroshi KAWAGUCHI[†], Nonmembers, and Masahiko YOSHIMOTO[†], Member

SUMMARY This paper compares areas between a 6T and 8T SRAM cells, in a dual- V_{dd} scheme and a dynamic voltage scaling (DVS) scheme. In the dual- V_{dd} scheme, we predict that the area of the 6T cell keep smaller than that of the 8T cell, over feature technology nodes all down to 32 nm. In contrast, in the DVS scheme, the 8T cell will becomes superior to the 6T cell after the 32-nm node, in terms of the area.

key words: 6T SRAM cell, 8T SRAM cell, Vth variation

1. Introduction

As a CMOS process technology in an SoC is advanced, its minimum feature size is scaled down, which enables higher density and lower chip cost. Since a chip area of 80% or more is supposed to be occupied with memories [1] like large-capacity SRAMs for storing data, smaller-area SRAMs are required in terms of chip cost and yield. However, the technology scaling expands threshold-voltage (V_{th}) variation in MOS transistors due to random dopant fluctuations, and thus degrades operating (read and write) margins in an SRAM cell. To suppress the V_{th} variation, a largersize transistor is preferable because a standard deviation of V_{th} (σ_{Vth}) is proportional to $1/\sqrt{L_{eff}W_{eff}}$ [2], where L_{eff} and W_{eff} are an effective channel length and width of a MOS transistor, respectively.

Figure 1 illustrates a schematic and layouts of the conventional 6T SRAM cell with various β ratios (a size ratio of a drive transistor to an access transistor) and γ ratios (a size ratio of an access transistor to a load transistor). The layout is designed with a 90-nm logic rule, and is arranged in parallel, not symmetrically. Also, it is not rectangular in shape, because the channel width of the drive transistor is different from that of the access transistor. The read and write margins in the 6T cell are improved by increasing β and γ ratios, respectively. This fact implies that the drive transistor is far larger than the load transistor to satisfy both the read and write margins. In Fig. 1(c), the β and γ ratios are set to 2.5 and 1.0, respectively, in order to obtain the read and write margins at an operating voltage of 1.0 V. As threshold-voltage variation condition, we assume that, at

Manuscript received March 12, 2007.

Final manuscript received August 8, 2007.

 $^{\dagger} \text{The}$ authors are with Kobe University, Kobe-shi, 657-8501 Japan.

- ^{††}The author is with Renesas Technology Corporation, Itamishi, 664-0005 Japan.
 - a) E-mail: y-morita@cs28.cs.kobe-u.ac.jp

DOI: 10.1093/ietfec/e90-a.12.2695



Fig. 1 (a) A schematic, and layouts of a 6T SRAM cell with (b) $\beta = 1.5$ and $\gamma = 1.0$, (c) $\beta = 2.5$ and $\gamma = 1.0$, and (d) $\beta = 2.5$ and $\gamma = 1.5$. The layouts are designed with a 90-nm logic rule.

Manuscript revised June 17, 2007.



Fig.2 (a) A schematic and (b) layout of an 8T SRAM cell designed by the same rule as Fig. 1(b)–(d).

the 90 nm node, the global (wafer-to-wafer/lot-to-lot) component is three times of the standard deviation of the process deviation and the local (random) component is $6 \sigma_{Vth}$. In the 6T cell, the cell area turns out larger, as the local variation (σ_{Vth}) is increased or a supply voltage (V_{dd}) is decreased.

In contrast, in an 8T SRAM cell shown in Fig. 2(a), the β ratio does not need to be enlarged because the 8T cell has a separate read port comprised of two transistors. The layout in Fig. 2(b) is, however, still larger than that in Fig. 1(b) by 10% at the 90-nm node, which is due to the separate read port. We have clarified that, in a single- V_{dd} scheme, the area of the 8T cell can be smaller than that of the 6T cell even if the 8T cell is utilized as a single-port SRAM cell [3].

A low power is of importance as well as a small area. Thus, a low V_{dd} is required. In particular, in a dynamic voltage scaling (DVS) scheme, the minimum operating voltage (V_{min}) has to be reduced in order to achieve wide-range power scaling on an SoC. For the 6T and 8T cells, we have proposed voltage-control schemes for sufficient operating margins at low V_{dd} [4], [5]. In these schemes, two voltages are supplied and selectively controlled in the SRAM cells. The read and write margins become larger even at lower V_{dd} , which in turn allows smaller area. In this paper, we report the area comparison between the 6T and 8T cells with the voltage-control scheme. In addition to the DVS scheme, we will focus on a dual- V_{dd} scheme.

The rest of this paper is organized as follows. The next section describes the voltage-control schemes for the 6T and 8T cells from a viewpoint of operating margins. In Sects. 3 and 4, we make area and access time comparisons, respectively. Section 5 summarizes this paper.



Fig. 3 Voltage controls in a 6T SRAM cell on a (a) read and (b) write conditions.

2. Voltage-Control Schemes for 6T and 8T Cells

2.1 Dual- V_{dd} Scheme

To improve the operating margins at low voltage, in this subsection, we apply the dual- V_{dd} scheme to both the 6T and 8T cells. Two fixed voltages (V_a and V_{max} , $V_{max} > V_a$) are provided to the SRAM cells, and the supply voltage in the memory cells (V_{mc}) and the wordline (WL) voltage (V_{wl}) are switched according to the read and write conditions. In this paper, V_{max} is set to 1.0 V as a nominal voltage.

As shown in Fig. 3(a), in a read operation, $V_{\rm mc}$ is set to $V_{\rm max}$ that stabilizes a stored datum, which maximizes a read margin. Alternatively in a write cycle, $V_{\rm wl}$ is set to $V_{\rm max}$ as illustrated in Fig. 3(b), which increases the conductance of the access transistors. This operation makes a bitline datum easily written, and thus improves the write margin.

On the other hand, in the 8T cell, the write-WL (WWL) voltage (V_{wwl}) is merely set to V_{max} as shown in Fig. 4, since we do not have to pay attention to the read margin.

2.2 DVS Scheme

Under the DVS environment depicted in Fig. 5, the fixed V_{max} is applied externally, but V_a is adaptively controlled and varied with a DC/DC converter according to a clock frequency. V_a is between V_{min} and V_{max} . In the DVS scheme, both V_a and V_{max} are provided to the SRAM cell. Note that V_a is dynamically changed in operation unlike the dual- V_{dd} scheme.

1

Σ

2

0



Fig. 4 Voltage control in an 8T SRAM cell on a write condition.



Fig. 5 Block diagram of DVS scheme.

In the DVS scheme, $V_{\rm mc}$ and $V_{\rm wl}$ in the 6T cell and $V_{\rm wwl}$ in the 8T cell are controlled as well as the dual- $V_{\rm dd}$ scheme. Since $V_{\rm a}$ is varied, we have to consider the worst-case read margin where $V_{\rm a} = V_{\rm max}$. Similarly, the worst-case write margin takes place when $V_{\rm a} = V_{\rm max}$. In any event, the worst-case operating voltage of $V_{\rm a}$ is $V_{\rm max}$, which means that the DVS scheme is the same as the conventional single- $V_{\rm dd}$ scheme at $V_{\rm a} = V_{\rm max}$ (1.0 V) in terms of the operating margins.

2.3 Improvement of Operating Margins

The improvement of the operating margins with the dual- V_{dd} scheme is illustrated in Fig. 6 through Fig. 8 by means of butterfly plots [6] and milky-way plots [7]. Figure 6 and Fig. 7 correspond to the 6T-cell case, and Fig. 8 is the 8T-cell case. The diamond shape in the milky-way plot indicates the process corners (FF, FS, SF, SS, and CC corners), where a global V_{th} variation of the triple standard deviation is reflected. As for the random V_{th} variation, 6 σ_{vth} is considered in an SRAM cell. In the milky-way plots, the read margin cannot be obtained on the left side from the read limit curve, where a stored datum possibly flips in read operation. Similarly, the write margin is not satisfied on the right side from the write limit curve. In the 6T-cell case, the read and write margins are both obtained in the region between the read and write limit curves, which means that the 6T cell works



Fig.7 Milky-way plots of a 6T cell in (a) the conventional single- V_{dd} scheme and (b) dual- V_{dd} scheme. A write-limit curve at $V_a = 0.8$ V in the dual- V_{dd} scheme is out of the graph.

correctly under the V_{th} variation. On the other hand, in the 8T cell, the write operation curve is the only constraint, and the write operation will pass in the region on the left side from the write limit curve.

In the conventional single- V_{dd} scheme, V_{max} is equal



Fig. 8 Milky-way plots of an 8T cell in (a) the conventional single- V_{dd} scheme and (b) dual- V_{dd} scheme.

to V_a . Figure 6 illustrates the case that the channel-width ratios of $\beta = 2.5$ and $\gamma = 1.0$ are the minimum values for the schemes to satisfy both the read and write margins at $V_a = V_{\text{max}} = 1.0$ V in the 6T cell. If $V_a = V_{\text{max}} = 0.8$ V, there is neither read margin nor write margin. Figure 7 explains that the 1.0 V has the operating margins from another aspect. The lines of the 0.8 V intersect the diamond shape, which exhibits neither margin.

Figure 7(b) shows that, the region between the read and write limits in the dual- V_{dd} scheme becomes wider as V_a is reduced. This is because the dual- V_{dd} scheme improves the operating margins as described in Sect. 2.1. In other words, the dual- V_{dd} can have sufficient margins at a low V_a , with smaller β and γ values. This implies that the cell area in the dual- V_{dd} can be reduced if a low V_a is given.

In the 8T cell, the read margin does not need to be considered. However, we have to pay attention to the write margin. Figure 8 illustrates that the single- V_{dd} scheme does not have a write margin at V_a of 0.8 V, while the dual- V_{dd} has one. Note that, in the single- V_{dd} scheme, the write margin in the 8T cell becomes slightly larger than that in the 6T cell (compare the write limit curves in Fig. 7(a) and Fig. 8(a)), because the smaller β ratio in the 8T cell makes the logical V_{th} of the cell inverter higher and helps stable "H"-write operation at the "L"-stored node.

3. Area Comparison

In this section, we compare the areas of the 6T and 8T cells in the dual- V_{dd} scheme, the single- V_{dd} scheme, and the DVS scheme with a varied V_a . The design conditions are as follows;

- The transistor length (*L*) of each transistor is set to the minimum (*L*_{min} = design rule).
- The load transistor has the minimum channel width (W_{\min}) .
- L_{\min} and W_{\min} are scaled by 0.7 time per generation.
- In the 6T cell, the channel width of the access transistor (W_a) is first optimized for the write margin, on the condition of $W_d = W_{min}$ (W_d : the channel width of the drive transistor). Then, W_d is optimized for the read margin.
- In the 8T cell, we merely optimize W_a for the write margin. W_d is set to W_{\min} since the read margin can be neglected.
- The global V_{th} variation (the size of the diamond shape) remains constant in any generation since the global V_{th} is determined by manufacturing equipments and environments.
- However, the process corners can be shifted in parallel over a V_{th} range of ±0.1 V. Namely, we can set the nominal V_{th} (the CC corner) in the range of ±0.1 V. The V_{th} setting is optimized to minimize the area.
- The channel width of Na3 and Nd3 at the read port in the 8T cell are set to $0.20 \,\mu\text{m}$ and $0.40 \,\mu\text{m}$ in a 90-nm node, respectively, and scaled down by 0.7 time per generation.

The operating margins are verified by HSPICE DC simulation. An industrial 90-nm model is utilized, and we apply it to the simulations from the 65-nm to the 32-nm technology nodes. The V_{th} variations in the advanced technology nodes are illustrated in the Pelgrom plots in Fig. 9, which are based on the ITRS Roadmap [1]. σ_{Vth} becomes larger along with the process generations due to the smaller channel area ($L_{\text{eff}} \cdot W_{\text{eff}}$), although the oxide thickness (T_{ox}) is gradually thinned and the slopes of the Pelgrom plots get gentler.

3.1 Single-V_{dd} Scheme

Figure 10 and Fig. 11 illustrate the β and γ ratios and the cell area dependencies on technology nodes, in the conventional single- V_{dd} scheme. In the 8T cell, W_d and W_a can be set to W_{min} over all process nodes at 1.0 V, which demonstrates that the 8T already achieves the minimum area. In the past, the areas of both the 6T and 8T cells have been scaled down almost by half, along with the technology nodes. However in the future, the β and γ ratios in the 6T cell should be larger as the process is advanced. This makes the cell area larger



Fig. 9 Pelgrom plots in different processes. These plots are derived from the ITRS [1].



Fig. 10 β and γ ratios in the conventional single- V_{dd} scheme.



Fig. 11 Area comparison between a 6T and 8T cells in the conventional single- V_{dd} scheme.

in the 6T cell, resulting in the gentler slopes as illustrated in Fig. 11.

In the 1.0-V operation, the curves of the memory-cell area intersect at the 45-nm node and the area of the 8T cell becomes smaller by 4.9% at the 32-nm node, as illustrated in Fig. 11. If V_{dd} is 0.8 V, the 8T cell is further superior to the 6T cell at the 65-nm node and later. The area of the 8T cell is smaller by 29.4% at the 32-nm node. Note that, in the



Fig. 12 β and γ ratios in the dual- V_{dd} scheme.



Fig. 13 Area comparison between a 6T and 8T cells in the dual- V_{dd} scheme.

0.8-V operation at the 32-nm node, W_a has to be increased to obtain the write margin even in the 8T cell. Thus, the γ ratio is increased, but the β ratio is decreased.

We would like to mention the leakage currents of the 6T and 8T cells. Since the target V_{th} values in the 6T and 8T cells are independently set for the minimum cell areas, the leakage currents in the 6T and 8T cells are different. In particular, in the 8T cell, a low nMOS V_{th} (V_{tn}), and a low pMOS V_{th} (V_{tp}) or a high absolute value of V_{tp} ($|V_{tp}|$) are optimum for the minimum cell area. On this condition, the write margin is expanded, and thus W_a or the γ ratio can be narrowed. As for the 6T cell, the optimum V_{th} point is in moderate V_{th} setting. Consequently, the leakage current in the 8T cell is 8.1 times as large as that in the 6T cell.

3.2 Dual-V_{dd} Scheme

In the dual- V_{dd} scheme, the β and γ ratios of the 6T and 8T cells can be smaller than those in the single- V_{dd} scheme because the low V_a improves the operating margin. Thus, the dual- V_{dd} scheme can potentially save the cell area. Figure 12 illustrates the β and γ ratios dependencies on technology nodes.

As shown in Fig. 13, the area of the 6T cell is always smaller than that of the 8T cell at a V_a of 0.9 V since the β ratio in the 6T cell becomes much smaller than the single- V_{dd} scheme case. Besides, we can make the β and γ ratios



Fig. 14 Area dependencies on V_{dd} at a (a) 90-nm and (b) 32-nm nodes. The lines of an 8T-cell area with DVS scheme overlap those with dual- V_{dd} scheme.

smaller as V_a is reduced, which results in a smaller area than that in the single- V_{dd} scheme. For instance, at a V_a of 0.8 V, the area of the 8T cell is larger than that of the 6T cell by 11.4%.

3.3 Area Dependency on V_{dd}

The area of the 6T and 8T cells dependencies on V_{dd} are summarized in Fig. 14. The cell area in the DVS scheme is the same as that at $V_a = 1.0$ [V], which is the worst-case V_{dd} of operating margins as previously described. At the 90-nm technology node, the areas of the 8T cell with dual- V_{dd} and DVS schemes are always larger than those of the 6T cell. On the other hand, at the 32-nm node, the 8T cell is superior to the 6T cell when V_a is around 1.0 V and DVS scheme is utilized. When the dual- V_{dd} scheme is applied, the 6T cell is still preferable at less than 0.9 V where operating margins are larger than those in a 1.0-V operation.

At the 32-nm process node, in the DVS scheme, the area of the 8T cell can be smaller by 4.9% than that of the 6T cell. In contrast, in the dual- V_{dd} , the 8T-cell area is larger than the 6T-cell area by 26.0% in the 0.7-V operation.

Compared to the 6T cell with the conventional single- V_{dd} scheme, the 6T cell with the dual- V_{dd} scheme reduces the area of 64.4%, and the 8T cell with the DVS scheme achieves the area saving of 55.2% in the 0.7-V operation and at the 32-nm technology node.

4. Access Time Tradeoff

This section compares an access time and total area in a whole SRAM macro comprised of a 6T-cell array (6T-SRAM macro) and an 8T-cell array (8T-SRAM macro). The 6T-SRAM and 8T-SRAM macros have peripheral circuitry, such as address decoders, read/write circuitry, and so on. For the dual- V_{dd} and DVS schemes, the WL level shifters are also introduced just after X decoders in order to amplify the WL voltage in the 6T-SRAM macro or the WWL voltage in the 8T-SRAM macro.

In our cell design, the channel widths of all the transistors are optimized only by the operating margins under the V_{th} variation in order to obtain the stable read/write operations, as previously mentioned. Considering the access time of the SRAM macro, the 6T cell can read out faster thanks to the differential bitlines, while the 8T cell has a longer access time due to the single-ended read bitline (RBL in Fig. 4). To fasten the read access in the 8T-SRAM macro, we adopt the hierarchical-bitline structure [8] that hierarchically accesses with a local RBL (LRBL) and a global RBL (GRBL). However, it causes an area penalty in the 8T-SRAM macro. Note that a single-bitline structure is sufficient for the 6T-SRAM macro.

Figure 15 illustrates the area and access time ratios of the 8T-SRAM macro to the 6T-SRAM macro, in a 128kb (128 bits \times 1024 words) memory, where the single- V_{dd} , dual- V_{dd} , and DVS schemes are considered. In the simulation, the access time is defined as the period, from the time when the wordline is asserted, to the time when the differential bitline voltage becomes 100 mV in the 6T-SRAM macro, or to the time when the GRBL voltage is dropped by a half of the operating voltage in the 8T-SRAM macro. The process corner is set to SS corner and the local $V_{\rm th}$ variation of $6\sigma_{\rm Vth}$ is reflected to the 6T and 8T cells as the worstcase access time. The horizontal axis in the figure is the number of memory cells connected to the LRBL in the 8T-SRAM macro ($N_{\rm mc}$). As $N_{\rm mc}$ is increased, the access time of the 8T-SRAM macro is longer, while the area overhead of it becomes smaller and the area ratio of the macro becomes almost equal to that of the cell.

As shown in Fig. 15(a), the access time of the 8T-SRAM macro can be shorter than that of the 6T-SRAM macro in the single- V_{dd} scheme, if N_{mc} is set to a smaller value. Even when N_{mc} is set to 128 and the operating voltage is 1.0 V, for example, we can obtain both the shorter access time and smaller macro area by 3.2% and 2.9%, respectively.

In the dual- V_{dd} and DVS schemes shown in the Fig. 15(b)(c), the access-time ratio is always smaller than one. This is because the access time in the 8T cell is gov-



Fig. 15 The access time and area comparisons between the 128-kb 6Tand 8T-SRAM macros in the (a) single- V_{dd} , (b) dual- V_{dd} , and (c) DVS schemes. The technology node is 32 nm.

erned by the separate read port, although the β ratio or W_d value in the 6T cell is set to a small value. In the dual- V_{dd} scheme, the β ratio is smaller as V_a is decreased as previously mentioned in Fig. 12. Also, the worst-case operating voltage in the DVS scheme is 1.0 V, and, even if V_a is lower than 1.0 V, the β ratio is set to a value at $V_a = 1.0$ V, which is smaller than that in the single- V_{dd} scheme. The access time of the 6T-SRAM macro with the dual- V_{dd} or DVS scheme is thus longer.

5. Conclusions

In this paper, we clarified that, in the dual- V_{dd} scheme, the area of the 6T SRAM cell keeps the area smaller than that of the 8T SRAM cell, over feature process nodes. In contrast, in the DVS scheme, the 8T cell is preferable in a 32-nm process technology. The DVS scheme saves the 8T cell area by 4.9% compared with the 6T-cell case in the 32-nm node.

Considering a 0.7-V operation at the 32-nm node, the area of the 6T cell is smaller by 64.4% in the dual- V_{dd} scheme than the single- V_{dd} scheme. The DVS scheme achieves the area saving of 55.2% with the 8T cell, compared with the 6T cell in the single- V_{dd} scheme.

Acknowledgment

This study has been supported by Renesas Technology Corporation.

References

- International Technology Roadmap for Semiconductors 2005, http://www.itrs.net/Common/2005ITRS/Home2005.htm
- [2] P.A. Stolk, F.P. Widdershoven, and D.B.M. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors," IEEE Trans. Electron Devices, vol.45, no.9, pp.1960–1971, Sept. 1998.
- [3] Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto, "Area optimization in 6T and 8T SRAM cells considering V_{th} variation in future processes," IEICE Trans. Electron., vol.E90-C, no.10, pp.1949–1956, Oct. 2007.
- [4] Y. Morita, H. Fujiwara, H. Noguchi, K. Kawakami, J. Miyakoshi, S. Mikami, K. Nii, H. Kawaguchi, and M. Yoshimoto, "A 0.3-V operating, V_{th}-variation-tolerant SRAM under DVS environment for memory-rich SoC in 90-nm technology era and beyond," IEICE Trans. Fundamentals, vol.E89-A, no.12, pp.3634–3641, Dec. 2006.
- [5] Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto, "An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment," IEEE Symp. VLSI Circuits, pp.256–257, June 2007.
- [6] T. Douseki and S. Mutoh, "Static-noise margin analysis for a scaleddown CMOS memory cell," IEICE Trans. Electron. (Japanese Edition), vol.J75-C-II, no.7, pp.350–361, July 1992.
- [7] M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S. Shimada, and T. Kawahara, "90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique," IEEE J. Solid-State Circuits, vol.41, no.3, pp.705–711, March 2006.
- [8] K. Takeda, Y. Hagihara, Y. Aimoto, M. Nomura, Y. Nakazawa, T. Ishii, and H. Kobatake, "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications," IEEE J. Solid-State Circuits, vol.41, no.1, pp.113–121, Jan. 2006.



Yasuhiro Morita received the M.E. degree in electronics and computer science from Kanazawa University, Ishikawa, Japan, in 2005. He is currently working in the doctoral course at Kobe University, Hyogo, Japan. His current research interests include high-performance and lowpower multimedia VLSI designs. Mr. Morita is a student member of IEEE.



Hidehiro Fujiwara received the B.E. and M.E. degrees in computer and systems engineering from Kobe University, Hyogo, Japan, in 2005 and 2006, respectively. He is currently working in the doctoral course at the same university. His current research is highperformance and low-power SRAM designs.



Hiroki Noguchi received the B.E. degree in computer and systems engineering from Kobe University, Hyogo, Japan, in 2006. He is currently working in the M.E. course at the same university. His current research is highperformance and low-power SRAM designs.



Yusuke Iguchi received the B.E. degree in computer and systems engineering from Kobe University, Hyogo, Japan, in 2007. He is currently working in the M.E. course at the same university. His current research is highperformance and low-power SRAM designs.



Koji Nii was born in Tokushima, Japan, in 1965. He received the B.E. and M.E. degrees in electrical engineering from Tokushima University, Tokushima, Japan, in 1988 and 1990, respectively. In 1990, he joined the ASIC Design Engineering Center, Mitsubishi Electric Corporation, Itami, Japan, where he has been working on designing embedded SRAMs for advanced CMOS logic process. In 2003, Renesas Technogy made a start. He currently works on the research and development of 45nm Embedded

SRAM in the Design Technology Div., Renesas Technology Corp. Also, he is currently a doctoral student of Kobe University, Hyogo, Japan. Mr. Nii is a member of the IEEE Solid-State Circuits Society, and Electron Devices Society.



Hiroshi Kawaguchi received the B.E. and M.E. degrees in electronic engineering from Chiba University, Chiba, Japan, in 1991 and 1993, respectively, and the Ph.D. degree in engineering from the University of Tokyo, Tokyo, Japan, in 2006. He joined Konami Corporation, Kobe, Japan, in 1993, where he developed arcade entertainment systems. He moved to the Institute of Industrial Science, the University of Tokyo, as a Technical Associate in 1996, and was appointed a Research Associate in 2003. In

2005, he moved to the Department of Computer and Systems Engineering, Kobe University, Kobe, Japan, as a Research Associate. Since 2007, he has been an Associate Professor with the Department of Computer Science and Systems Engineering, Kobe University. He is also a Collaborative Researcher with the Institute of Industrial Science, the University of Tokyo. His current research interests include low-power VLSI design, hardware design for wireless sensor network, and recognition processor. Dr. Kawaguchi was a recipient of the IEEE ISSCC 2004 Takuo Sugano Outstanding Paper Award and the IEEE Kansai Section 2006 Gold Award. He has served as a Program Committee Member for IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips), and as a Guest Associate Editor of IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. He is a member of the IEEE and ACM.



Masahiko Yoshimoto received the B.S. degree in electronic engineering from Nagoya Institute of Technology, Nagoya, Japan, in 1975, and the M.S. degree in electronic engineering from Nagoya University, Nagoya, Japan, in 1977. He received a Ph.D. degree in Electrical Engineering from Nagoya University, Nagoya, Japan in 1998. He joined the LSI Laboratory, Mitsubishi Electric Corp., Itami, Japan, in April 1977. From 1978 to 1983 he was engaged in the design of NMOS and CMOS static RAM in-

cluding a 64 K full CMOS RAM with the world's first divided-word-line structure. From 1984, he was involved in research and development of multimedia ULSI systems for digital broadcasting and digital communication systems based on MPEG2 and MPEG4 Codec LSI core technology. Since 2000, he has been a Professor of the Dept. of Electrical and Electronic Systems Engineering at Kanazawa University, Japan. Since 2004, he has been a Professor of the Dept. of Computer and Systems Engineering at Kobe University, Japan. His current activity is focused on research and development of multimedia and ubiquitous media VLSI systems including an ultra-low-power image compression processor and a low power wireless interface circuit. He holds 70 registered patents. He served on the Program Committee of the IEEE International Solid State Circuit Conference from 1991 to 1993. In addition, he has served as a Guest Editor for special issues on Low-Power System LSI, IP, and Related Technologies of IEICE Transactions in 2004. He received the R&D100 awards from R&D Magazine for development of the DISP and development of a realtime MPEG2 video encoder chipset in 1990 and 1996, respectively.