Control of threshold voltage of organic field-effect transistors with doublegate structures

Shingo Iba, Tsuyoshi Sekitani, Yusaku Kato, and Takao Someya^{a)} *Quantum-Phase Electronics Center, School of Engineering, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan*

Hiroshi Kawaguchi, Makoto Takamiya, and Takayasu Sakurai Center for Collaborative Research, the University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan

Shinichi Takagi

Graduate School of Frontier Sciences, the University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

(Received 11 March 2005; accepted 15 June 2005; published online 8 July 2005)

We fabricated pentacene field-effect transistors with planar-type double-gate structures, where the top- and bottom-gate electrodes can independently apply voltage biases to channel layers. The threshold voltage of organic transistors is changed systematically in a wide range from -16 to -43 V when the voltage bias of the top-gate electrode is changed from 0 to +60 V. The mobility in the linear regime is almost constant $(0.2 \text{ cm}^2/\text{V s})$ at various voltage biases of the top-gate electrode and the on/off ratio is 10^6 . © 2005 American Institute of Physics.

[DOI: 10.1063/1.1995958]

Organic field-effect transistors (FETs) have attracted much attention owing to their excellent properties for realizing flexible, large-area electronic devices. Organic-transistor integrated circuits (ICs) for driving paper-like displays^{1,2} and large-area sensors^{3,4} have been manufactured. Although much progress in organic transistors has been made in the last decade, one of the major remaining issues on organic transistor ICs is the control of their threshold voltage (V_{th}) , which is crucial to the design and manufacture of complicated ICs. Silicon metal-oxide-semiconductor FETs, which are mainstream electronic devices, can control V_{th} by changing the doping level of semiconductors and/or by applying voltage bias to conductive substrates.^{5,6} However, base films for organic transistors are usually made of nonconductive plastic.³ Although there are some pioneering works in which $V_{\rm th}$ of organic transistors is changed by doping organic semiconductors and/or by modifying the surface of gate dielectric layers, such approaches are still far from practical use due to the reliability of the manufacturing process and/or the distribution of the performance of organic transistors.

In this work, we manufactured pentacene FETs with planar-type double-gate structures on plastic films. In these FETs, pentacene channel layers are sandwiched between polyimide and parylene gate dielectric layers, and the top-and bottom-gate electrodes can independently apply voltage biases to channel layers. $V_{\rm th}$ is systematically decreased from -16 to -43 V when top-gate bias is changed from 0 to +60 V. The mobility in the linear regime is $0.2~{\rm cm^2/V}$ s and shows no significant changes at various $V_{\rm top}$ biases.

Pentacene FETs with double-gate structures were fabricated on plastic films. The cross-sectional structure of the FETs is schematically shown in Fig. 1(a). First, a bottom-gate electrode consisting of 5-nm-thick Cr and 50-nm-thick Au layers is deposited in a vacuum evaporator on a 75 μ m

thick polyimide film. Polyimide precursors (Kemitite CT4112, Kyocera Chemical) are then spin-coated and cured at 180 °C to form 620-nm-thick gate dielectric layers.^{3,10} A 50 nm thick pentacene film is deposited in the same vacuum evaporator. 50-nm-thick Au drain (D) and source (S) electrodes are evaporated through a shadow mask. The channel length (L) and width (W) of the pentacene FETs are 100 μ m and 1 mm, respectively. The base film with transistors is then uniformly coated with a 600 nm thick parylene layer. Finally, a 150 nm thick Au layer is deposited to form top-gate electrodes. 11 Figure 1(b) shows a micrograph of the fabricated FETs. In addition to functionality of the gate dielectric layer, the parylene layer has functionality as a passivation layer, which prevents organic semiconductors from being directly exposed to ambient air. As shown in Figs. 1(a) and 1(b), both source-drain electrodes and channels are completely covered by a $300 \times 1000 \ \mu \text{m}^2$ top-gate electrode.




FIG. 1. (a) The cross-sectional illustration of organic transistors on plastic films with double-gate structures. (b) A micrograph of the fabricated FETs. The dashed-line represents the area of pentacene, while the dash-dotted line represents the bottom-gate electrode.

^{a)}Author to whom correspondence should be addressed; electronic mail: someya@ap.t.u-tokyo.ac.jp




FIG. 2. Typical dc characteristics of the present transistors with double-gate structures, where the top-gate bias $V_{\rm top}$ is floating. (a) The source-drain current $(I_{\rm DS})$ is measured under ambient environment as a function of source-drain voltage $(V_{\rm DS})$. Bottom-gate voltage $(V_{\rm GS})$ is changed from 0 to -60 V in -10 V steps. (b) The corresponding transfer curve of the same FET: $V_{\rm GS}$ is swept from +30 to -60 V with the application of $V_{\rm DS}$ = -60 V, while the top-gate is floating. The inset is the same trace in the linear scale.

To accurately evaluate the capacitances of the top- and bottom-gate dielectric layers, we also prepared capacitor structures on the same base films. The capacitances of the bottom-gate dielectric layer of polyimide ($C_{\rm bottom}$) and the top-gate dielectric layer of parylene ($C_{\rm top}$) are 5.4 and 4.5 nF/cm², respectively, which are consistent with the relative permittivities of polyimide and parylene provided by the manufacturers, namely, 3.8 and 3.1, respectively.

The current-voltage characteristics of the organic transistors are measured with a precision semiconductor parameter analyzer (4156C, Agilent Technologies). Figure 2(a) shows the typical dc characteristics obtained when the top-gate electrode is in the floating state, hereafter referred to as "floating." Here, we monitor the source-drain current ($I_{\rm DS}$) of pentacene transistors as a function of source-drain voltage ($V_{\rm DS}$). Bottom-gate voltage ($V_{\rm GS}$) is changed from 0 to $-60~{\rm V}$ in $-10~{\rm V}$ steps. Figure 2(b) shows a transfer curve of the FET: $V_{\rm GS}$ is swept from +30 to $-60~{\rm V}$ with the application of $V_{\rm DS}$ = $-60~{\rm V}$, while the top-gate electrode is floating. The evaluated mobility is 0.2 cm²/V s in the linear regime and the on/off ratio is 10^7 .

The FETs are functional when voltage bias is applied to the top-gate electrode and the, bottom-gate electrode is floating. /The mobility is only 10^{-4} cm²/V s, although the channels are produced in the same pentacene layer. In the above operation mode, note that channel formation occurs at the interface of the bottom surface of parylene and the top surface of pentacene. This interface should be very rough since the surface morphology of pentacene shows leaf vein like structures. The leakage current through parylene gate dielectric layers is only 5 pA even at -60 V, demonstrating a good reliability of parylene layers as insulators.




FIG. 3. The transfer characteristics of the present transistors with double-gate structures are measured with the application of (a) $V_{\rm DS}$ =-0.5 V in the linear regimes and (b) -60 V in the saturation regimes, while the top-gate bias ($V_{\rm top}$) is varied from -60 to +60 V.

We measure the transfer characteristics of the present FETs with double-gate structures in both the linear and saturation regimes at various voltage biases of the top gate $(V_{\rm top})$ from $-60~{\rm V}$ to $+60~{\rm V}$. Figures 3(a) and 3(b) show the transfer curves obtained with the application of $V_{\rm DS}$ = $-0.5~{\rm V}$ (linear regime) and $-60~{\rm V}$ (saturation regime), respectively. When $V_{\rm top}$ is swept from $-60~{\rm V}$ to $+60~{\rm V}$, the transfer curves systematically shift from left to right along the horizontal axis, or to the negative gate-source voltage $(V_{\rm GS})$. In particular, the shift is large when $V_{\rm top}$ is greater than $+20~{\rm V}$, while it is very small when $V_{\rm top}$ is less than $+20~{\rm V}$. Saturation current is systematically decreased by increasing $V_{\rm top}$. In contrast, minimum (off) current is slightly increased when $V_{\rm top}$ is varied from $-60~{\rm to}$ + $60~{\rm V}$, which is mainly due to the leakage current through parylene gate dielectric layers.

We plot in Fig. 4 mobility in the linear regime and $V_{\rm th}$ as functions of the top-gate bias $V_{\rm top}$. As shown in Fig. 4, the change in $V_{\rm th}$ is very small when $V_{\rm top}$ is varied from $-60~{\rm V}$ to $+20~{\rm V}$, but $V_{\rm th}$ markedly decreases from -17 to $-43~{\rm V}$ when $V_{\rm top}$ is varied from $+20~{\rm to}+60~{\rm V}$. Such a large




FIG. 4. The threshold voltage $(V_{\rm th})$ and mobility (μ) evaluated in the linear regime with double-gate structures as a function of top-gate bias $V_{\rm top}$. The dashed line represents the calculated slope (0.83), or the capacitance of parylene (4.5 nF/cm²) divided by that of polyimide (5.4 nF/cm²), which is consistent with the measured slope, $\Delta V_{\rm th}/\Delta V_{\rm top}$ (0.85).

Downloaded 25 Jul 2005 to 133.11.199.16. Redistribution subject to AIP license or copyright, see http://apl.ລ້ຳp.org/apl/copyright.jsp

and systematic change in $V_{\rm th}$ has not been achieved in organic transistors so far by other methods. ^{7–9} In contrast, chemical doping and other approaches can control V_{th} in silicon FETs more conveniently and efficiently, 5,6,13 although double-gate structures are known to change $V_{\rm th}$ in silicon FETs. 14,15 In the case of silicon transistors with double-gate structures, the change in $V_{\rm th}$ can be understood well by a simple analysis of electrostatic potential: 13 $\Delta V_{\rm th}/\Delta V_{\rm ton}$ $=C_x/C_1$, $1/C_x=1/C_2+/C_3$, where C_1 , C_2 , and C_3 are the capacitances of the bottom-gate dielectric (polyimide in organic FET), channel semiconductor (pentacene), and topdielectric (parylene), respectively. The slope $(\Delta V_{\rm th}/\Delta V_{\rm top})$ of the present organic transistor in Fig. 4 is 0.85, which is in excellent agreement with $C_x/C_1 \sim 0.83$ culated without taking C_2 into account since the organic semiconductor is much thinner than the parylene layer. Thus, we conclude that the change in $V_{\rm th}$ of organic transistors is well explained by the change in electrostatic potential, similarly to that of silicon FETs. Note that, in organic transistors, pentacene under a positive bias behaves like an insulator rather than a n-type semiconductor, because electrons are not induced at the interfaces of polycrystalline pentacene under a positive bias. As a result, a positive bias directly changes electrostatic potential without shielding, and carrier concentration at the channel layer decreases drastically.

It is very interesting to note in Fig. 4 that mobility does not depend on V_{top} , but is maintained at $0.2 \text{ cm}^2/\text{V} \text{ s}$. This suggests that mobility in the linear regime does not depend on the magnitude of electric field in the vertical direction.

Since the top-gate electrode of the present FETs covers channel layers as well as source and drain electrodes, one of the major concerns is that the top-gate electrodes may also have a large influence on the physical properties of the FETs near the source and drain contact regions. Thus, we prepared a control FET in which the top-gate electrodes cover only $80~\mu m$ of the $100~\mu m$ long channel and no overlap between the top-gate electrodes and source-drain electrodes exists. No significant differences were found between those two FETs, indicating that top-gate bias mainly affects the channel part rather than the source-drain electrode part.

In summary, we controlled the threshold voltage $(V_{\rm th})$ of organic FETs by employing novel planar-type double-gate structures. $V_{\rm th}$ changes systematically in a wide range from -16 to -43 V with the application of voltage bias on the top-gate electrode, while mobility $(0.2~{\rm cm^2/V~s})$ in the linear regime shows no significant changes at various $V_{\rm top}$ biases and the on/off ratio is 10^6 . The control of $V_{\rm th}$ enables the optimization of high-speed operation and low-power dissipation of integrated circuits, both of which give rise to a trade-

off. Therefore, the present double-gate structures will open up a possibility of realizing sophisticated integrated circuits with organic transistors.

We thank Prof. T. Hiramoto for fruitful discussions. We also thank Kyocera Chemical Cooperation for providing high-purity polyimide precursors and Daisan Kasei for providing high-purity parylene. This study is partially supported by the IT Program, MEXT, MPHPT, and NEDO.

Note added to the proof. Recent conference presentations by Gelinck *et al.* ¹⁷ and Li *et al.* ¹⁸ report a similar effect.

- ¹J. A. Rogers, Z. Bao, K. Baldwin, A. Dodabalapur, B. Crone, V. R. Raju, V. Kuck, H. Katz, K. Amundson, J. Ewing, and P. Drzaic, Proc. Natl. Acad. Sci. U.S.A. 98, 4835 (2001).
- ²C. D. Sheraw, L. Zhou, J. R. Huang, D. J. Gundlach, T. N. Jackson, M. G. Kane, I. G. Hill, M. S. Hammond, J. Campi, B. K. Greening, J. Francl, and J. West, Appl. Phys. Lett. 80, 1088 (2002).
- ³T. Someya, T. Sekitani, S. Iba, Y. Kato, H. Kawaguchi, and T. Sakurai, Proc. Natl. Acad. Sci. U.S.A. **101**, 9966 (2004).
- ⁴H. Kawaguchi, T. Someya, T. Sekitani, and T. Sakurai, IEEE J. Solid-State Circuits **40**, 177 (2005).
- ⁵S. M. Sze, *Semiconductor Devices, Physics and Technology* (Wiley, New York, 1985).
- ⁶L. C. Parrillo, *VLSI Technology*, edited by S. M. Sze (McGraw-Hill, New York, 1983).
- ⁷A. Wang, I. Kymissis, V. Bulović, and A. I. Akinwande, Tech. Dig. Int. Electron Devices Meet. **2004**, 381.
- ⁸M. Halik, H. Klauk, U. Zschieschang, G. Schmid, C. Dehm, M. Schütz, S. Maisch, F. Effenberger, M. Brunnbauer, and F. Stellacci.Nature, Nature 431 963 (2004).
- ⁹S. Kobayashi, T. Nishikawa, T. Takenobu, S. Mori, T. Shimoda, T. Mitani, H. Shimotani, N. Yoshimoto, S. Ogawa, and Y. Iwasa, Nat. Mater. **3**, 317 (2004).
- ¹⁰Y. Kato, S. Iba, R. Teramoto, T. Sekitani, T. Someya, H. Kawaguchi, and T. Sakurai, Appl. Phys. Lett. 84, 3789 (2004).
- ¹¹For electronic interconnections, a CO₂-laser drilling machine are used to make via-holes of parylene on source and drain electrodes and polyimide on bottom-gate electrode, and gold-pads connected to each electrode through via-holes are deposited, as well as top-gate electrodes.
- ¹²F. Heringdorf, M. C. Reuter, and R. M. Tromp, Nature (London) **412**, 517 (2001).
- ¹³J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 3rd ed. (Kluwer Academic, Boston, 2004), Chap. 5.
- ¹⁴E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri, IEEE Circuits Devices Mag. 20, 20 (2004).
- ¹⁵T. Tanaka, K. Suzuki, H. Horie, and T. Sugii, IEEE Electron Device Lett. 15, 386 (1994).
- ¹⁶FETs with the different top-gate electrodes are manufactured simultaneously on the same base films so that the other structural parameters are exactly the same as the FET used in the measurement on Figs. 2 and 3.
- ¹⁷G. H. Gelinck, H. E. A. Huitema, M. van Mil, E. van Veenendaal, P. J. G. van Lieshout, and F. J. Touwslager, Tech. Dig. Society for Information Display 6, (2005).
- ¹⁸F. Li, S. Koul, Y. Vygranenko, P. Servati, and A. Nathan, Spring Meeting of Materials Research Society, 19.3 (2005).