

A 433-MHz Rail-to-Rail Voltage Amplifier with Carrier Sensing Function for Wireless Sensor Networks

Takashi TAKEUCHI^{†a)}, Shinji MIKAMI[†], *Members*, Hyeokjong LEE[†], *Nonmember*, Hiroshi KAWAGUCHI[†], Chikara OHTA[†], and Masahiko YOSHIMOTO[†], *Members*

SUMMARY In this paper we propose a novel functional amplifier suitable for low-power wireless receivers in a wireless sensor network. This amplifier can change input threshold level as carrier sensing level, since it has a minimum input amplitude to be amplified. A simple rail-to-rail output is suitable for a subsequent digital interface. The target frequency is 433 MHz, and the maximum voltage gain is 11 dB. The standby power is 39.5 nW, and the active power is 352 μ W. The chip area is $82 \times 24 \mu\text{m}^2$.

key words: wireless sensor network, amplifier

1. Introduction

Recent advances in microsensors, integrated circuits, and wireless communication technologies realize WSNs (wireless sensor networks) composed of a group of low-power sensor nodes [1]. One of the most important issues on the WSNs is the extension of their available period, that is, network lifetime to the longest period possible under the condition that each sensor node has only a strict energy budget. For this reason, it is effective to reduce the power of an RF (radio frequency) block in a sensor node since it is the major power-consuming block on the whole.

1.1 Standby Power

In WSNs, sensor nodes are intermittently activated since their data rate is low. Their activation ratio is merely 10^{-3} [2], and sensor nodes enter a standby mode in the rest period. Hence, a low standby power is important, which must be less than 10^{-4} of the active power. Otherwise, the standby power becomes predominant, and the lifetime of WSNs becomes shorter.

1.2 Carrier Sensing Function

We should avoid data collisions and interferences in WSNs so as not to waste the power budget. While one node is transmitting data, it is desirable that other nodes around it do not communicate with each other. One method to solve the problem is a carrier-sensing approach, which is widely utilized in many MACs (media access controls). All nodes make a carrier sense before they transmit data. If they detect

a carrier, they defer the transmission of a packet. A typical carrier-sensing scheme is to measure an RSSI (received signal strength indicator). A channel is considered busy if the detected energy in the channel is above a threshold; otherwise it is considered idle. The RSSI carrier sense requires an additional A/D converter to detect the energy in the channel, which consumes significant power. Thus, this kind of carrier sense is unsuitable for a low-power wireless sensor node. We will describe another approach in this paper.

2. Conventional Amplifiers for Wireless Sensor Networks

In conventional research, low-power RF receivers for WSNs have been proposed [3], [4]. They adopt OOK (on-off keying), where data are modulated by the existence of a signal (e.g., “Hi” when there is a signal, and “Lo” when there is no signal). OOK is a simple modulation, and thus can be implemented with simple and low-power hardware. In [4], an LVA (low-voltage amplifier) is adopted as the first-stage amplifier in a receiver, after which there are inverter-type voltage amplifiers connected in series with no inductors. This circuit adopts an incoherent architecture, but is “digitally” analog. It works rail to rail at a frequency of 433 MHz. Figure 1 shows an inverter-type voltage amplifier with nMOS power switches; in the standby mode, these switches are cut off by the /Standby signal to reduce short current. This amplifier requires no bias adjustment because it has a feedback loop made of a resistor, and can automatically set bias voltage to half of the supply voltage. This type of amplifier has a high voltage gain, and is well utilized in a piezoelectric oscillator, but always draws short currents. Therefore, a large power is consumed even if no signal is input, and the chain of the inverter-type voltage amplifiers reaches 94% of the total power in the receiver [4].

Instead of an inverter-type voltage amplifier, a latch-type voltage amplifier in Fig. 2 for suppressing short current has been proposed [5]. It has bistability owing to its latch property, and the two bias points are fixed at V_h and V_l , at which a lower short current flows through the main amplifier. This is because V_h and V_l in the feedback inverter are slightly shifted from the middle of the supply voltage, but they are supplied externally in [5]. When a signal is input, the main amplifier amplifies it, and at the same time drives the feedback inverter. The feedback inverter helps the input signal be latched by its feedback. However, this con-

Manuscript received October 20, 2008.

Manuscript revised January 21, 2009.

[†]The authors are with the Graduate School of Science and Technology, Kobe University, Kobe-shi, 657-8501 Japan.

a) E-mail: take@cs28.cs.kobe-u.ac.jp

DOI: 10.1587/transele.E92.C.815




Fig. 1 Schematic of conventional inverter-type voltage amplifier.




Fig. 3 Schematic of bistability amplifier (BSAMP).




Fig. 2 Schematic of latch-type voltage amplifier.

ventional latch-type voltage amplifier only accepts a square wave. When a sinusoidal wave is input, the two bias voltages fluctuate owing to the phase error between the input and feedback signals. Therefore, we cannot use this latch-type voltage amplifier in an RF application.

3. Proposed Voltage Amplifier: Bistability Amplifier (BSAMP)

We propose a low-power voltage amplifier with a carrier sensing capability for OOK, named a BSAMP (bistability amplifier). The schematic is illustrated in Fig. 3(a). In the conventional and proposed schemes, the transistor sizings in the main amplifiers are all the same. To the conventional amplifiers, however, C_{fb} and R are added to stabilize the bias points and accept a sinusoidal wave. In the design of the proposed amplifier, the data rate of OOK is 20 kbps. R and C_{fb} in Fig. 3, which have a role of a high-pass filter, do not pass the data rate of 20 kbps to avoid low-frequency undulation. However, the high-pass filter passes the carrier frequency of 433 MHz, whose gain is -40 dB at the frequency of 20 kHz.

The intermediate voltages (V_h and V_i) are supplied by a voltage generator described below. The BS-aid (bistability aid) helps to bias the main amplifier and stabilizes the state of the main amplifier with its positive feedback. The main amplifier amplifies the input voltage (V_{in}), and drives the

output buffer. We take all parasitic elements and parasitic effects into account in simulations carried out with Synopsys HSPICE. In this section, we compare the proposed BSAMP with the conventional voltage amplifier in Fig. 1 by circuit simulations.

3.1 DC Characteristic

Figure 4(a) shows the operating points of the main amplifier and BS-aid at a supply voltage of 1.0 V. The main amplifier in the conventional scheme has the same DC characteristic as that in the proposed scheme because their transistor sizings are identical. The operation curves of the main amplifier and BS-aid intersect at two points. In the BSAMP, every time the amplitude of V_o exceeds $V_a (= (V_h - V_i)/2)$, the bias points of the main amplifier alternate. The voltage gain at the bias point is almost the same as the conventional one because V_a is small ($= 25$ mV) and the bias points are close to the maximum slope at $(V_h + V_i)/2$.

Figure 4(b) shows the bias currents flowing through the main amplifier and BS-aid. The bias current flowing through the main amplifier is reduced to $232 \mu\text{A}$ (5% down from the maximum) owing to the shifted bias voltage, which also lowers the short current flowing through the output buffer. Meanwhile, the output buffer in the conventional amplifier draws a large short current owing to its bias point. As shown in Fig. 5, since the output buffer of the BSAMP is biased at 0.67 V as the input voltage, the short current is reduced by 86.4%, compared with the conventional one. The bias voltage of the BS-aid is fixed at $V_{bias} (= V_h = 0.476$ V), but the bias current through it is very small in nature because the supply voltage is 50 mV ($= V_h - V_i$).

In the proposed BSAMP, the zigzag cut-off scheme can be accommodated in a way that minimizes standby current [6], whereas in the conventional one, this is not possible and two nMOS are inserted as a power gating (see Fig. 1). The bias voltage fluctuates in the multistage inverters of the conventional amplifier if the zigzag scheme is applied, which would result in a low voltage gain. In the conventional scheme, the main amplifier biased at the point of the maximum leakage current is drawn by its feedback resistor




Fig. 4 DC characteristics of BSAMP. (a) Bias voltages, and (b) bias currents.




Fig. 5 Bias currents in output buffers.

even if the the nMOS switch is turned off in the standby mode. In contrast in the proposed BSAMP, the zigzag cut-off scheme is quite effective since the bias voltage of the BS-aid is moved to V_l by the cut-off pMOS in the BS-aid, which slightly turns off the nMOS in the main amplifier. At the same time, the nMOS switch in the main amplifier is also turned off; hence, the series of the slightly off nMOS and completely off nMOSs reduces leakage current more than the conventional amplifier, in the standby mode. Moreover, the two pMOSs in the output buffer are turned off, which completely cuts off the standby leakage current in it. This mechanism takes advantage of the zigzag cut off scheme in which two transistors are always off in a leakage path. The settling time from the standby mode to the active mode is 20 μs, which is shorter than the interval of one bit when the data rate is 20 kbps, and thus the delay penalty and power overhead are negligible when initiating communication.




Fig. 6 Voltage gain characteristics.

The power consumed by the bias current and the standby power including the output buffer are 277 μW and 23.1 nW, whereas they are 547 μW and 178 nW in the conventional one. This demonstrates that we save 46% of the bias power and 87% of the standby power, respectively.

3.2 Operation in Active Mode

In the BSAMP, when V_{in} is input to the main amplifier and the amplitude of V_o is less than V_a , the BS-aid tries to convert V_{in} to its bias voltage using feedback because the bias point is a stable point. That is, the main amplifier is biased at V_l , and outputs a higher value; the output buffer has a negative gain owing to the high V_o .

In contrast, when the input voltage (V_i) is larger than V_a , the bias point is shifted to another stable point, V_h . In the meantime, the bias voltage of the main amplifier is changed between V_l and V_h , which drives the output buffer causing it to have a positive gain.

Figure 6 shows the voltage gain characteristics at an operating frequency of 433 MHz, and exhibits a threshold function. In the figure, when the input amplitude ($= V_{in}$) is around V_a ($= 25$ mV), BSAMP has a threshold. We can exploit this salient feature as a carrier sense. As input amplitude increases, voltage gain decreases owing to output saturation since the proposed amplifier is rail to rail. We can obtain a maximum voltage gain of 11 dB when the input amplitude is 50 mV in this simulation. Note that we presume that there is a LVA just before the BSAMP, since even a value of 50 mV is large.

Figure 7 shows the frequency characteristic in terms of voltage gain in the conventional and proposed amplifiers. The input amplitudes are set to 50 mV in both. At 433 MHz, no bandwidth degradation of the BSAMP is observed; however, beyond 1 GHz, the characteristic declined. This is because the conductance of the BS-aid is very small ($= 1.0$ nA, see Fig. 4(b)). The supply voltage of the BS-aid is only 50 mV, and its bandwidth turns out to be low. The bandwidth of the BS-aid would be improved by increasing $V_h - V_l$, but threshold voltage also becomes large, which is

level. Other than this, a microcontroller can dynamically change S_i , on the basis of the condition of the communication channel.

Figure 10 shows the output characteristics of the voltage generator. V_h-V_l can be changed from 16 mV to 193 mV with eight nMOS switches. When the resistors in the voltage generator are varied, output voltage is changed as well, but the resistors are also adjustable using the S_i switches.

If a process corner of transistors is varied, the outputs (V_h and V_l) of the voltage generator are changed. However, the bias voltage of the main amplifier should be properly set, and the main amplifier should have a voltage gain. Fig. 11 shows the DC characteristic of the BSAMP at four process corners (FF, SS, FS, and SF corners: e.g. FS means fast nMOS and slow pMOS). Depending on the process corner, bias voltage is varied, but the bistability is always sustained; the main amplifier has a voltage gain in any case. This is because the voltage generator and main amplifier have the same circuit configuration to cope with process variability.

The power of this programmable voltage generator is $12.5\mu\text{W}$ even in an active mode owing to the low-power characteristic of the BS-aid. In the standby mode, leakage power can be suppressed to 0.5 nW with the standby signal and S_i signals.

4. Measurement Results

Figure 12 shows a chip photograph and a layout of the BSAMP in a $0.15\text{-}\mu\text{m}$ process technology. The area is about $82 \times 24\mu\text{m}^2$. The extra BS-aid and C_{fb} ($= 1.6\text{ pF}$) has an area overhead of 16%, compared with the conventional amplifier. We measured this circuit using probers, where V_{in} is fed from a signal generator, and V_{out} is observed. V_h , V_l , and V_{bias} are set to the values in Fig. 4.

Figure 13 shows the measured voltage gain characteristics at an operating frequency of 433 MHz. In a very low V_{in} region, the voltage gain is larger than the simulation gain.




Fig. 12 Chip photograph and layout of BSAMP.

This is the measurement limitation of the high-impedance probe.

Figure 14 shows the measurement result of the frequency characteristics. The voltage gain was 11 dB at an operating frequency of 433 MHz. Figure 15 shows the measured power characteristics of the BSAMP. Power can be reduced when the input voltage is small. The BSAMP achieved a 46% power reduction over the conventional amplifier when the input voltage is zero. We observed that the measured power consumed more than the simulation in a




Fig. 13 Measurement result of voltage gain.




Fig. 14 Measurement result of frequency characteristics.




Fig. 15 Measurement result of power.

Table 1 Total power consumption.

	Standby		Active				Total***
	AMP	Voltage gen.	AMP		Voltage gen.	Average of active	
			Sig. "Lo" (0mV _{rms})	Sig. "Hi" (40mV _{rms})			
Conv.*	178 nW	-	547 μ W	350 μ W	-	449 μ W	627 nW
Prop.**	39 nW	0.5 nW	295 μ W	352 μ W	12.5 μ W	336 μ W	376 nW
Saving	78%	N/A	46 %	-0.5 %	N/A	25 %	40 %

* Simulation

** Measurement data

*** Activation ratio = 10^{-3}

high- V_{in} region; however, the whole power was suppressed when V_{in} was less than 50 mV.

The power savings are summarized in Table 1. The standby power is about 10^{-4} of the active one. To calculate total power, we assumed that the activation ratio is 10^{-3} for the wireless sensor network. We can achieve a total of 40% saving when we utilize the proposed BSAMP.

5. Conclusion

In this paper, we proposed the bistability amplifier BSAMP. The maximal voltage gain is 11 dB at an operating frequency of 433 MHz. The standby and active powers at the signal "Hi" are lower than the conventional inverter-type voltage amplifier by 78% and 46%, respectively. The operating power is 376 nW when the activation ratio is 10^{-3} . The proposed BSAMP has a carrier sensing function without adding other circuits since it inherently has a minimum input amplitude to be amplified. This function is important to avoid collisions and interferences that cause needless communications.

Acknowledgments

This research work has been supported by the Strategic Information and Communications R&D Promotion Program (SCOPE). We would like to thank Mr. S. Baba and Mr. K. Tani with Oki Electric Industry Co., Ltd. for providing the process parameters and technology files.

References

- [1] J. Rabaey, M. Ammer, J. Silva, Jr., D. Patel, and S. Roundy, "Pico-Radio supports ad hoc ultra-low power wireless networking," *Computer*, vol.33, no.7, pp.42–48, July 2000.
- [2] <http://panasonic.co.jp/corp/news/official.data/data.dir/jn050519-1/jn050519-1.html>
- [3] B. Otis, Y.H. Chee, and J. Rabaey, "A 400 mW Rx, 1.6 mW Tx super-regenerative transceiver for wireless sensor networks," *Dig. IEEE ISSCC*, pp.396–397, Feb. 2005.
- [4] Y.T. Lin, T. Wang, S.S. Lu, and G.W. Huang, "A 0.5 V 3.1 mW fully monolithic OOK receiver for wireless local area sensor network," *Proc. IEEE ASSCC*, pp.373–376, Nov. 2005.
- [5] R. Drost, R.D. Hopkins, and I. Sutherland, "Proximity communication," *Proc. IEEE CICC*, pp.469–472, Sept. 2003.
- [6] K. Min, H. Kawaguchi, and T. Sakurai, "Zigzag super cut-off CMOS

(ZSCCMOS) block activation with self-adaptive voltage level controller," *Dig. IEEE ISSCC*, pp.400–401, Feb. 2003.



Takashi Takeuchi received his B.E. degree in Electrical and Electronic Engineering from Kanazawa University in 2005. He received his M.E. degree in Computer Science and Systems Engineering from Kobe University in 2007. He is currently enrolled in a Doctoral course at Kobe University. His interests include low-power analog circuit designs. He is a member of IEEE.



Shinji Mikami received his B.E. degree in Electrical and Information Engineering in 2002 and his M.E. degree in Electronic and Information System in 2004 both from Kanazawa University, Ishikawa, Japan. He received his Ph.D. degree in Engineering from the same university. His research interests include low-power RF circuit designs, media access controls and routing for sensor networks.



Hyeokjong Lee received his B.E. degree in Electrical and Electronic Engineering from Kanazawa University in 2007. He is currently a Master's student at Kobe University. His interests include low-power mixed-signal circuits.



Hiroshi Kawaguchi received his B.E. and M.E. degrees in Electronic Engineering from Chiba University, Chiba, Japan in 1991 and 1993, respectively. He received his Ph.D. degree in Engineering from the University of Tokyo, Tokyo, Japan, in 2006. He joined Konami Corp., Kobe, Japan, in 1993, where he developed arcade entertainment systems. He moved to the Institute of Industrial Science, The University of Tokyo, as a Technical Associate in 1996, and was appointed as a Research Associate in 2003. In 2005, he moved to the Department of Computer and Systems Engineering, Kobe University, Kobe, Japan, as a Research Associate. Since 2007, he has been an Associate Professor at the Department of Computer Science and Systems Engineering, Kobe University. He is also a Collaborative Researcher with the Institute of Industrial Science, The University of Tokyo. His current research interests include low-power VLSI design, hardware design for wireless sensor networks, and recognition processors. Dr. Kawaguchi received the IEEE ISSCC 2004 Takuo Sugano Outstanding Paper Award and IEEE Kansai Section 2006 Gold Award. He has served as a Program Committee Member for IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips), and as a Guest Associate Editor of IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. He is a member of IEEE and ACM.



Chikara Ohta was born in Osaka, Japan on July 25, 1967. He received his B.E., M.E. and Ph.D. (Eng.) degrees in communication engineering from Osaka University, Osaka, Japan in 1990, 1992 and 1995, respectively. From April 1995, he was with the Department of Computer Science, Faculty of Engineering, Gunma University, Gunma, Japan, as an Assistant Professor. In October 1996, he joined the Department of Information Science and Intelligent Systems, Faculty of Engineering, University of

Tokushima, Tokushima, Japan, as a Lecturer, and there he was an Associate Professor from March 2001 to October 2002. From November 2002 to February 2003, he was an Associate Professor of the Department of Computer and Systems Engineering, Faculty of Engineering, Kobe University, Japan. From March 2003 to February 2004, he was a visiting scholar at the University of Massachusetts, Amherst, USA. His current research interests include the performance evaluation of communication networks. He is a member of IEEE.



Masahiko Yoshimoto received his B.S. degree in Electronic Engineering from the Nagoya Institute of Technology, Nagoya, Japan, in 1975, and his M.S. degree in Electronic Engineering from Nagoya University, Nagoya, Japan, in 1977. He received his Ph.D. degree in Electrical Engineering from Nagoya University, Nagoya, Japan in 1998. He joined the LSI Laboratory, Mitsubishi Electric Power Products Inc., Itami, Japan, in April 1977. From 1978 to 1983, he was engaged in the design of NMOS and

CMOS static RAM, including a 64 K full CMOS RAM with the world's first divided-word-line structure. From 1984 to 2000, he was involved in research and development of multimedia ULSI systems for digital broadcasting and digital communication systems based on MPEG2 and MPEG4 Codec LSI core technology. From 2000 to 2004, he was a Professor of the Dept. of Electrical and Electronic Systems Engineering at Kanazawa University, Japan. Since 2004, he has been a Professor of the Dept. of Computer and Systems Engineering at Kobe University, Japan. His current activities specifically emphasize research and development of multimedia and ubiquitous media VLSI systems including an ultralow-power image compression processor and a low-power wireless interface circuit. He holds 70 registered patents. He served on the Program Committee of the IEEE International Solid State Circuit Conference from 1991 to 1993. In addition, he served as a Guest Editor for special issues on Low-Power System LSI, IP, and Related Technologies of IEICE Transactions in 2004. He received R&D 100 awards from R&D Magazine in 1990 and 1996, respectively, for development of the DISP and development of a real-time MPEG2 video encoder chipset.