An LSI for $\mathbf{V}_{\mathbf{D D}}$-Hopping and MPEG4 System Based on the Chip<br>Hiroshi Kawaguchi, Gang Zhang, *Seongsoo Lee, and Takayasu Sakurai Center for Collaborative Research, University of Tokyo<br>7-22-1, Roppongi, Minato-ku, Tokyo 106-8558, JAPAN<br>*Department of Information Electronics, Ewha University<br>11-1 Daehyun-dong, Seodaemun-gu, Seoul, KOREA


#### Abstract

An LSI is fabricated and measured to demonstrate the feasibility of the $\mathrm{V}_{\mathrm{DD}}$-hopping scheme in a system level. In the scheme, supply voltage, $\mathrm{V}_{\mathrm{DD}}$, is dynamically controlled through software depending on workload. The $\mathrm{V}_{\mathrm{DD}}$-hopping scheme is shown to reduce the power to less than $1 / 4$ compared with the conventional fixed- $\mathrm{V}_{\mathrm{DD}}$ scheme. The power saving is achieved without degrading the real-time feature of an MPEG4 system.


## 1. INTRODUCTION

High-performance and low-power features are pursed extensively in CMOS LSI designs to meet the increasing needs for portable processor systems such as palmtop PDA's and intelligent cellular phones. There have been several proposals to reduce the system power by changing supply voltage, $\mathrm{V}_{\mathrm{DD}}$, dynamically [1]-[6]. Redesign of a processor, however, is required to implement these proposals, and it is difficult to make use of off-the-shelf processors sold on the market which produces a big barrier to use the concept of the dynamic voltage scaling, DVS
This paper presents a novel LSI and a system to realize the DVS, which can utilize off-the-shelf processors. The novel DVS is called $\mathrm{V}_{\mathrm{DD}^{-}}$ hopping. The $\mathrm{V}_{\mathrm{DD}}$-hopping utilizes dynamic adjustment of clock frequency, $f$, and $\mathrm{V}_{\mathrm{DD}}$ depending on the workload of the processor [7][8]. When the workload is decreased, the power would be drastically reduced by decreasing $f$ and $\mathrm{V}_{\mathrm{DD}}$. By reducing the number of discrete voltage levels used in the DVS, the $\mathrm{V}_{\mathrm{DD}}$-hopping make it possible to use off-theshelf processors. The reduction of number of levels is crucial in a product because many test sequences should be run, if the number is large. This $\mathrm{V}_{\mathrm{DD}}$-hopping is applied for the first time to an MPEG4 multimedia system without degrading real-time feature of the system.

## 2. $V_{D D}$-HOPPING

Figure 1 shows three approaches to reduce power when the workload is $50 \%$. The approach (A) and (B) are the conventional approach while (C) is the proposed $\mathrm{V}_{\mathrm{DD}}$-hopping, which shows the highest power saving as indicated in Fig. 2.


$$
\text { (C) Operate slowly without waiting ( } \mathrm{V}_{\mathrm{DD}} \text {-hopping) }
$$

Fig. 1. Three approaches to reduce power when the workload is $50 \%$. $f_{\text {max }}$ is the maximum $f$ when $\mathrm{V}_{\mathrm{DD}}$ is at maximum, $\mathrm{V}_{\mathrm{DD} \max }$, and then, the maximum power, $\mathrm{P}_{\max }$, is consumed. $\mathrm{V}_{\mathrm{DD}}$ is fixed to $\mathrm{V}_{\mathrm{DD} \max }$ in (A) and (B), and only the task period is controlled. On the other hand, in (C), $f$ and $\mathrm{V}_{\mathrm{DD}}$ are controlled dynamically.
(A) "NOP" when waiting: Even if there is no task to be done, application programs and operating systems, OS, such as $\mu$ ITRON usually execute "NOP" loop to wait for either an interrupt or a next task. Then, clock generators with PLL/DLL, memories including caches
and address calculations are executed which consume certain level of power, $\mathrm{bP}_{\max }$, where b is less than one. The normalized power, NP , is expressed as follows when the normalized workload is NW.
$N P(N W)=(1-b) N W+b$.
(B) Sleep when waiting: If a sleep mode is available on a target processor, application programs and OS may use the sleep mode after a task is completed until the next task starts. In this case, since usually almost no power is consumed in the sleep mode, NP is given as follows.

$$
N P(N W)=N W
$$

(C) Work slowly without waiting ( $\mathrm{V}_{\mathrm{DD}}$-hopping): This corresponds to the $\mathrm{V}_{\mathrm{DD}}$-hopping case. NW and NP are given by functions of $\mathrm{V}_{\mathrm{DD}}$ with $\alpha$-power law MOS model [9] as follows.

$$
\begin{aligned}
& N W\left(V_{D D}\right)=\frac{V_{D D \max }}{V_{D D}}\left(\frac{V_{D D}-V_{T H}}{V_{D D \max }-V_{T H}}\right)^{\alpha}, \\
& N P\left(V_{D D}\right)=\left(\frac{V_{D D}}{V_{D D \max }}\right)^{2} N W\left(V_{D D}\right), \\
& N P(N W)=N W^{\frac{\alpha+1}{\alpha-1}} \quad \text { if } \quad V_{T H}=0 .
\end{aligned}
$$

$\mathrm{V}_{\mathrm{TH}}$ denotes the threshold voltage of MOSFET. $\alpha$ represents a velocity saturation index, and is about 1.2 in a recent short-channel MOSFET while 2.0 in a long-channel one (Shockley model). NP dependence on NW for the three cases is shown in Fig. 2. It is clear that the total power is decreased effectively with the DVS. Furthermore, it is seen from the figure, as MOSFET shrinks, and $\alpha$ decreases, the effectiveness of the $\mathrm{V}_{\mathrm{DD}}$-hopping increases. This is because, if $\alpha$ is small, since the speed dependence on $\mathrm{V}_{\mathrm{DD}}$ is small, $\mathrm{V}_{\mathrm{DD}}$ can be decreased more.


Fig. 2. NP dependence on NW. $b$ is assumed to be 0.7.
The algorithm to adaptively change $\mathrm{V}_{\mathrm{DD}}$ depending on the workload is of importance. Since the workload depends strongly on data, the control should be dynamic in run-time, and should not be static in a compiletime. It is too late to notice that the past task was an easy task which can be done much less than the worst-case execution time, WCET, because, once the task is completed, there is no way to change $\mathrm{V}_{\mathrm{DD}}$ to lower the power. On the other hand, it is impossible to predict the workload of the task to be done in the future without error. To solve this problem, the algorithm introduces an application slicing and a software feedback loop. By chopping an application into slices, executing the first slices at $\mathrm{V}_{\mathrm{DDmax}}$, and checking the current time and the time margin to execute the next slice, the optimum $\mathrm{V}_{\mathrm{DD}}$ is adaptively selected by a software
feedback loop. The details of the method used in this paper are summarized as follows with the help of Fig. 3.


Fig. 3. Method to determine $f$ and $\mathrm{V}_{\mathrm{DD}}$.
(A) A task is sliced into N timeslots. Following parameters are obtained through static analysis of an application program or direct measurement [10].

- $\mathrm{T}_{\mathrm{SF}}$ : Time constraint of sync frame where sync frame is the maximum time allowed for the task.
- $\mathrm{T}_{\mathrm{Wi}}$ : WCET of i-th timeslot
- $\mathrm{T}_{\mathrm{Ri}}$ : WCET from ( $\mathrm{i}+1$ )-th to N -th timeslot
(B) For each timeslot, the target execution time, $\mathrm{T}_{\text {TARi }}$, is calculated as $\mathrm{T}_{\mathrm{TARi}}=\mathrm{T}_{\mathrm{SF}}-\mathrm{T}_{\mathrm{ACCi}}-\mathrm{T}_{\mathrm{TD}}-\mathrm{T}_{\mathrm{Ri}}$ where $\mathrm{T}_{\mathrm{ACCi}}$ is execution time accumulated from 1st to (i-1)-th timeslot, and $\mathrm{T}_{\mathrm{TD}}$ is a transition delay to change $f$ and $V_{D D}$.
(C) For each candidate $f_{\mathrm{j}}, f_{\mathrm{j}}=f_{\max } / \mathrm{j}(\mathrm{j}=1,2,3 \ldots)$, estimated maximum execution time, $T_{\text {Li }, f,}$, is calculated as $T_{\text {Li }, f \mathrm{j}}=T_{\text {wi }} \mathrm{x} j+\mathrm{T}_{\mathrm{TD}}$. If $f_{\mathrm{j}}$ is equal to one of (i-1)-th timeslot, $\mathrm{T}_{\mathrm{Li}, f \mathrm{f}}=\mathrm{T}_{\mathrm{wi}} \mathrm{x} j$.
(D) $f$ of i-th timeslot, $f_{\text {VARi }}$, is determined as minimum $f_{\mathrm{j}}$ whose $\mathrm{T}_{\mathrm{Li}, \mathrm{j}}$ does not exceed $\mathrm{T}_{\text {TARi }}$.

Thus, $f$ and $\mathrm{V}_{\mathrm{DD}}$ are dynamically controlled on a timeslot-by-timeslot basis inside each task by software. It should be noted that the proposed algorithm guarantees the real-time feature of the application. The relationship between $f$ and $\mathrm{V}_{\mathrm{DD}}$ is obtained by measurements.


Fig. 4. Transient curves of $\mathrm{V}_{\mathrm{DD}}$-hopping for one sync frame. (A) Power. (B) $f$. (C) $\mathrm{V}_{\mathrm{DD}}$.
Figure 4 shows transient curves of power, $f$ and $\mathrm{V}_{\mathrm{DD}}$ obtained by a simulation for an MPEG4 SP@L1 codec with the $\mathrm{V}_{\mathrm{DD}}$-hopping for one sync frame. If more than two $f$ levels, hence more than two $\mathrm{V}_{\mathrm{DD}}$ levels are provided, more power reduction is possible, but the power improvement is $8 \%$. Moreover, if more hopping levels are provided, there are test issues since speed test should be run at more levels than two. In the case of two hopping levels, $f_{\max }$ is used only $6 \%$ of the time while the processor run at $f_{\max } / 2$ for $70 \%$ of the time. For the rest of the time, the processor is in the sleep mode. $f_{\max }$ is still needed because the processor will run at $f_{\max }$ for $100 \%$ of the time, when worst-case data comes which is very unlikely, and for most of the time, the workload is about a half on average. This tendency holds for other applications such as MPEG2 decoding and VSELP voice codec which are also simulated, and about an order of magnitude improvement in the power are assured.

## 3. BREADBOARD DESIGN

An MPEG4 codec system is built to demonstrate the feasibility of the $\mathrm{V}_{\mathrm{DD}}$-hopping as shown in Fig. 5. The system makes use of the off-theshelf processor, Hitachi's SH-4, and its embedded system board [11][12]. A block diagram of the $\mathrm{V}_{\mathrm{DD}}$-hopping system is shown in Fig. 6. H. 263 standard image sequence "carphone" is used as input data. The image is stored in the flash ROM as raw data.

The optimum $f$ and $\mathrm{V}_{\mathrm{DD}}$ are calculated by the processor with the $\mathrm{V}_{\mathrm{DD}^{-}}$ hopping algorithm described above. Then the information is sent through I/O bus of the processor and to VME bus, which controls $\mathrm{V}_{\mathrm{DD}}$-hopping board implemented by an FPGA, Altera EPM7064. Because only I/O instructions are required to implement the $\mathrm{V}_{\mathrm{DD}}$-hopping, no new instruction set is needed. This makes it possible to implement the $\mathrm{V}_{\mathrm{DD}^{-}}$ hopping system without redesigning the processor itself.


Fig. 5. (A) MPEG4 codec system with $\mathrm{V}_{\mathrm{DD}}$-hopping. (B) SH-4 embedded system board. (C) $\mathrm{V}_{\mathrm{DD}}$-hopping board. (D) Backside of (C).


Fig. 6. Block diagram of $\mathrm{V}_{\mathrm{DD}}$-hopping system.
The FPGA has timers in it. One of the timers watches the execution time, tells the current time to the processor when asked through the VME bus, is set when the processor goes into a sleep mode, and wakes up the processor with an interrupt signal when the preset time comes. This is needed because no one would wake up the processor, once the processor goes into the sleep mode unless the timer in the FPGA triggers the wakeup process. Since no special functions of the processor are used, the proposed method of implementing the $\mathrm{V}_{\mathrm{DD}}$-hopping can be applied to any processor.
There are a couple of points which should be handled with care in implementing the board level $\mathrm{V}_{\mathrm{DD}}$-hopping. The following sections describe these points.

### 3.1 Power Switch

On the $\mathrm{V}_{\mathrm{DD}}$-hopping board, $\mathrm{V}_{\mathrm{DD}}$ is hopped between $\mathrm{V}_{\mathrm{DD} \max }$ and $\mathrm{V}_{\mathrm{DD} \min }$ by power switch MOSFET's (2SJ208 x 2), which has one of the lowest threshold voltages on the market. The threshold voltage, however, is 2.8 V , which is higher than the $\mathrm{V}_{\mathrm{DD}}$ specification of the processor, 2 V . Then, the MOSFET never turns on as it is. In Fig. 6, RS-232C driver, MAX232 is used as a voltage swing amplifier that amplifies the signal to $\pm 8 \mathrm{~V}$. In this $\mathrm{V}_{\mathrm{DD}}$-hopping system, the number of the power switches is limited to two. The numbers can be increased but the area overhead is also increased.


Fig. 7. $\mathrm{V}_{\mathrm{DD}}$ waveforms when there is a period while both $\mathrm{V}_{\text {Gmax }}$ and $V_{G \min }$ are asserted. (A) $V_{D D}$ falling from $V_{D D \max }$ to $V_{D D \min }$. (B) $V_{D D}$ rising from $V_{D D \min }$ to $V_{D D \max }$.


Fig. 8. $\mathrm{V}_{\mathrm{DD}}$ waveforms when there is a period while both $\mathrm{V}_{\text {Gmax }}$ and $V_{G \min }$ are negated. (A) $V_{D D}$ falling from $V_{D D \max }$ to $V_{D D \min .}$ ( $B$ ) $V_{D D}$ rising from $V_{D D \min }$ to $V_{D D \max }$.
Figures 7 and 8 are measured $V_{D D}$ waveforms. The measured fall and rise time of $\mathrm{V}_{\mathrm{DD}}$ are less than $200 \mu \mathrm{~s}$ and $100 \mu \mathrm{~s}$ respectively with a decoupling capacitance at the node $\mathrm{V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{D}}+\mathrm{C}_{\mathrm{S}}$, of $30 \mu \mathrm{~F}$.

A care should be taken for the overlap of the $\mathrm{V}_{\mathrm{DD} \max }$ enable signal, $\mathrm{V}_{\mathrm{Gmax}}$, and of the $\mathrm{V}_{\text {DDmin }}$ enable signal, $\mathrm{V}_{\mathrm{Gmin}}$. In switching between $\mathrm{V}_{\mathrm{DD} \max }$ and $\mathrm{V}_{\mathrm{DDmin}}$, there are two cases: One is when there is an overlap between the signals, and the other case is when there is no overlap between the signals. It is eventually impossible to turn on one MOSFET and turn off the other MOSFET exactly at the same time. If there is an overlap whose situation is depicted in Fig. 7, large current may flow from $\mathrm{V}_{\mathrm{DD} \text { max }}$ to $\mathrm{V}_{\text {DDmin }}$ which may cause a problem. However, thanks to the decoupling capacitance $C_{D}$, no spike-like noise nor voltage drop are observed. The overlap between the signals is set to $2 \mu \mathrm{~s}$.
If there is no overlap, there is a period while $V_{D D}$ line is completely cut off from both $V_{D D \max }$ and $V_{D D \min }$ which may cause a problem. This is really a problem as seen in Fig. 8. $\mathrm{V}_{\mathrm{DD}}$ sags below $\mathrm{V}_{\mathrm{DDmin}}$, which may put the system in hung-up. In conclusion, the switching between $V_{\text {DDmax }}$ and $\mathrm{V}_{\mathrm{DD} \min }$ should be carried out with the period while both $\mathrm{V}_{\mathrm{DD} \max }$ and $\mathrm{V}_{\mathrm{DD} \min }$ are connected to $\mathrm{V}_{\mathrm{DD}}$ line for a short time.
One more care other than the timing overlap is for a power-on sequence. At power-on, $\mathrm{V}_{\text {Gmax }}$ should be asserted to connect the highest $\mathrm{V}_{\mathrm{DD}}$, $\mathrm{V}_{\mathrm{DD} \text { max }}$, to $\mathrm{V}_{\mathrm{DD}}$ line at boot-up process.

### 3.2 Clock Frequency

The processor has a clock frequency control register, FRQCR, as shown in Fig. 6. The FRQCR can change the internal clock frequency instantaneously. The internal clock frequency is synchronized with external clock of 33 MHz . Since only 100 MHz and 200 MHz whose ratio is an integer are used as the clock frequencies, there is eventually no synchronization problem at the interface of the processor with the external systems. In a general processor, the clock frequency control register might not be implemented, and at that time, two or more frequencies should be applied by the $\mathrm{V}_{\mathrm{DD}}$-hopping controller. An LSI implementation described afterwards output frequencies by itself.

### 3.3 Power

Figure 9 shows the measured power characteristics of the $\mathrm{V}_{\mathrm{DD}}$-hopping system. The power of the processor at 200 MHz is 0.8 W while the power at 100 MHz is 0.16 W . The power in the sleep mode is 0.07 W . Since the average time to use 200 MHz is $8 \%$, that to use 100 MHz is $86 \%$, and that for the sleep mode is $6 \%$, the average power is 0.21 W which should be compared with 0.8 W without the proposed $\mathrm{V}_{\mathrm{DD}}$-hopping. The processor used in this system is not optimized for the very low- voltage operation. If the processor has been designed carefully, the $\mathrm{V}_{\mathrm{DD} \min }$ could be below 0.9 V instead of 1.2 V . In this case, the power could be reduced to about a half.


Fig. 9. Measured power characteristics of $\mathrm{V}_{\mathrm{DD}}$-hopping system.

## 4. LSI DESIGN

Encouraged by the success in the breadboard system, a $\mathrm{V}_{\mathrm{DD}}$-hopping LSI is designed and fabricated which has the function describes in the previous chapter. Fundamentally, the FPGA portion of the system is implemented by an LSI based on a standard cell design style.
The gate width of the power switch is critical in the design. The simulated $V_{D S}$ curve is shown in Fig. 10. In the process technology used for the LSI design, the threshold voltage is 0.6 V which is smaller than $\mathrm{V}_{\mathrm{DD} \min }, 1.2 \mathrm{~V}$, so that the signal swing amplifier is not needed which was
required for the breadboard design. The gate width of $270,000 \mu \mathrm{~m}$ is found to be appropriate if the voltage drop by the switch is set to be less than 0.05 V . This gate width also draws sufficiently large current of 0.4 A through it if $\mathrm{V}_{\mathrm{DD}}$ is $\mathrm{V}_{\mathrm{DD} \text { max }}, 2.0 \mathrm{~V}$.


Fig. 10. Voltage drop dependence on gate width of power switch. This shows the worst case because of the minimum gate bias, $\mathrm{V}_{\mathrm{GS}}$.
Figure 11 shows a schematic diagram of the $\mathrm{V}_{\mathrm{DD}}$-hopping LSI. As described in the previous chapter, the timing overlap between $\mathrm{V}_{\text {Gmax }}$ and $\mathrm{V}_{\mathrm{Gmin}}$ is critical. In order to adjust the period of the overlap, a programmable timer is put at the gate of the power switch. The LSI also has an all-purpose decoder, a clock frequency selector to select either $f_{\max }$ or $f_{\max } / 2$, and timers with the interruption signal to watch the execution time and trigger the wake-up process. The clock frequency selector can output only $f_{\text {max }}$ and $f_{\text {max }} / 2$. In general, a processor must be halted while $f$ and $\mathrm{V}_{\mathrm{DD}}$ is being changed to eliminate malfunctions due to the transition.


Fig. 11. (A) Power switches. Programmable timers adjust the timing overlap. (B) All-purpose decoder. (C) Clock frequency selector. Programmable timer avoids $f$ changing during a program execution.
Figure 12 shows the measured waveforms of $\mathrm{V}_{\mathrm{DD}}$ and the sleep signal of the processor. It should be noted that just two sync frames are shown in the figure. It is seen from the figure that $V_{D D \max }$ is used only $8 \%$ of the time. The normalized workload is $51 \%(8 \% \times 1+86 \% \times 0.5+6 \% \times 0)$.


Fig. 12. Measured waveforms of $V_{D D}$ and sleep signal of the processor. They are similar to the two level case of Fig. 4.
Figure 13 shows a power comparison between the $\mathrm{V}_{\mathrm{DD}}$-hopping and other fixed- $\mathrm{V}_{\mathrm{DD}}$ schemes for the MPEG4 codec. $\mathrm{V}_{\mathrm{DD}}$-hopping scheme is measured to consume 0.21 W , and can reduce the power to less than $1 / 4$ of the fixed $-V_{D D}$ scheme.

The LSI has been fabricated with a $0.6 \mu \mathrm{~m}$ triple metal CMOS technology. The LSI looks like Fig. 14 and consumes 0.01 W when the external clock is 33 MHz . The size is about $4.6 \mathrm{~mm} \times 2.3 \mathrm{~mm}$ including two power switches.


Fig. 13. Power comparison between $V_{D D}$-hopping and fixed $-V_{D D}$ schemes.


Fig. 14. LSI for $\mathrm{V}_{\mathrm{DD}}$-hopping.

## ACKNOWLEDGMENT

The authors would like to thank Dr. K. Sasaki, Dr. K. Ishibashi of Hitachi for fruitful discussion and Mr. T. Iizuka of Densan for helpful advice. This work was supported by Grants from Hitachi and the Japan Society for the Promotion of Science. The LSI in this work was fabricated by the chip fabrication program of VLSI Design and Education Center (VDEC), University of Tokyo with the collaboration by Rohm and Toppan Printing.

## REFERENCES

[1] A. Chandrakasan, V. Gutnik, and T. Xanthopoulos, "Data Driven Signal Processing: An Approach for Energy Efficient Computing," ISLPED, pp. 347-352, 1996.
[2] T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, "Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design," JSSC, vol. 33, no. 3, 1998.
[3] I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. B. Srivastava, "Power Optimization of Variable Voltage Core-Based Systems," DAC, pp. 176-181, 1998.
[4] T. Pering, T. Burd, and R. Brodersen, "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms," ISLPED, pp. 76-81, 1998.
[5] T. Ishihara, and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processors," ISLPED, pp. 197-202, 1998.
[6] T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," ISSCC, pp. 294-295, 2000.
[7] S. Lee, and T. Sakurai, "Run-time Power Control Scheme Using Software Feedback Loop for Low-Power Real-time Applications," ASPDAC, pp. 381-386, 2000.
[8] S. Lee, and T. Sakurai, "Run-time Voltage Hopping for Low-power Real-time Systems," DAC, pp. 806-809, June 2000.
[9] T. Sakurai, and A. R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," JSSC, pp. 584-594, vol. 25, no. 2, 1990.
[10] S. Lim, Y. Bae, G. Jang, B. Rhee, S. Min, C. Park, H. Shin, K. Park, and C. Kim, "An Accurate Worst Case Timing Analysis for RISC Processors," RTSS, pp. 97-108, 1994.
[11] The Hitachi SuperH Web Site: http://www.superh.com/.
[12] Densan Web Site: http://www.densan.com/.

