

# **Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller**

*An Alternative to Clock-Gating Scheme in Leakage  
Dominant Era*

**<sup>1,2</sup>Kyeong-Sik Min, <sup>1</sup>Hiroshi Kawaguchi,  
and <sup>1</sup>Takayasu Sakurai**

**<sup>1</sup>University of Tokyo, Tokyo, Japan**


**<sup>2</sup>Kookmin University, Seoul, Korea**

# Outline

---


- **Introduction**
- **Zigzag Super Cut-off CMOS (ZSCCMOS)**
- **ZSCCMOS Block Activation**
- **Control Circuitry with Adaptive Voltage Level Detector**
- **Measurement & Discussion**
- **Summary**

# Previous Leakage Suppression Scheme: Super Cut-off CMOS (SCCMOS)







- Full swing of **'L'** nodes and  $V_{SSV}$  nodes at wake-up  
=> Long wake-up time and high rush current at wake-up

# Zigzag Super Cut-off CMOS (ZSCCMOS)




- Small voltage change of  $V_{SSV}$  and  $V_{DDV}$  due to reverse-source biasing effect
  - No voltage change of 'H' and 'L' nodes at wake-up
- => Short wake-up time and low rush current at wake-up**

# Derivative of ZSCCMOS (ZBGCMOS)





- Not consuming pumping power during sleep

# ZSCCMOS Block Activation Scheme with Phase Forcing




- Forcing every node to be 'L' or 'H' at sleep

# Low-Leakage Flip-Flop



- Node Q not to be forced to 'H' or 'L' during sleep
- High- $V_{TH}$  INV not on the critical path



# Control Circuit for NMOS Cut-off Switch



- Self-adaptively adjusting  $V_N$  as  $I_{LEAK} \frac{W_2}{W_1} = I_{REF}$





# Measurement of Self-Adaptive $V_P$ Level Detector





- Fabricated in  $0.6\text{-}\mu\text{m}$  CMOS N-well process
- Self-adaptive  $V_P$  adjusting with varying temperature

# Measurement Set-up

**SCCMOS** To avoid high-voltage stress




**ZSCCMOS**




Measured by  
**21-Stage ROSC**

# Comparison of Measured Wake-up Time




- Fabricated in 0.6-μm technology
- 8 times shorter wake-up time of ZSCCMOS than SCCMOS

# Comparison of Simulated Wake-up Time



- Simulation by assuming 70-nm technology using Berkeley Predictive MOSFET Technology Model (BPTM)
- 12 times shorter wake-up time of ZSCCMOS than SCCMOS

# Test Chip Micrograph



- **Fabricated in 0.6- $\mu\text{m}$  CMOS technology**

# Summary

---

- **Zigzag scheme presented for leakage dominant era**
- **ZSCCMOS: ~200-ps wake-up time and smaller rush current than SCCMOS**
- **ZSCCMOS block activation scheme reduces leakage power to ~1/1000 when inactive.**
- **Gate voltage of cut-off SW self-adjusted so as to set  $I_{LEAK}$  constant over PVT variation**