### 15.4 An Organic FET SRAM for Braille Sheet Display with Back Gate to Increase Static Noise Margin

Makoto Takamiya ${ }^{1}$, Tsuyoshi Sekitani ${ }^{1}$, Yusaku Kato ${ }^{1}$, Hiroshi Kawaguchi², Takao Someya ${ }^{1}$, Takayasu Sakurai ${ }^{1}$
${ }^{1}$ University of Tokyo, Tokyo, Japan
${ }^{2}$ Kobe University, Kobe, Japan
Flexible and low-cost organic FETs (OFETs) are suitable for large-area applications. An integrated system of OFETs and pressure sensors was reported in [1], and that of OFETs and photodetector was reported in [2]. In this paper, an integrated system of OFETs and plastic actuators is proposed, and a Braille sheet display is demonstrated. Device and process technology of the OFETs and the actuators are shown in [3]. This paper presents a newly developed back-gated OFETs SRAM and the circuits technology for the Braille sheet display to enhance speed, yield and life time, which will be essential for future large-area electronics made with OFETs. The transition time of the actuator is about 1s. The Braille sheet display has an actuator array. When the actuator is sequentially driven, it takes more than 1 minute to change the Braille, which is impractical. The OFETs also have several problems. Manufacturing variation within a plastic film for the OFETs is large, which is inherent in large-area applications. OFETs are chemically degraded by the oxygen and moisture in the atmosphere. Threshold voltage $\left(\mathrm{V}_{\mathrm{TH}}\right)$ control process technology such as an ion implantation is not yet established for OFETs. To increase the speed of the actuator, OFET SRAM and overdrive techniques for a driver transistor is proposed. To achieve a reliable and stable SRAM operation, a $\mathrm{V}_{\text {TH }}$ control technology using a back gate is developed. A 5 -transistor SRAM cell is also developed to reduce the number of bit lines and cell area.

Figure 15.4.1a shows the developed Braille sheet display. Braille characters in a $6 \times 4$ array are shown on the $4 \times 4 \mathrm{~cm}^{2}$ display. Each Braille character consists of $2 \times 3$ dots, and the display has a total of 144 dots. The Braille character is changed by moving the dots up and down by means of the actuator, depending on the input data. As shown in Fig. 15.4.1b, four films (frame, actuator, OFETs driver, and OFETs SRAM) are stacked in the Braille sheet display. Each Braille dot has an OFET SRAM to compensate for the slow transition of the actuator. After the input data are written to all SRAMs within 2s, all the actuators are driven at once using the drivers depending on the data. In this way, the time required to change the whole Braille display is reduced from 144s to 3 s .

Figure 15.4.2 shows the circuit of the SRAM and the driver for one actuator. Only pMOS OFETs are used, because the performance of nMOS OFETs is commonly worse than pMOS. The OFETs for SRAM have back gates [4] to control $\mathrm{V}_{\text {TH }}$. A write-only SRAM is enough for our Braille application, because the actuator moves depending on the hold data (DATA, DATAb) and a SRAM read-operation is not required. Therefore, to save film area, a 5 transistor SRAM cell is developed. Compared with a conventional 6-transistor SRAM cell, a 5-transistor SRAM cell reduces the number of the bit lines by one-half and reduces the SRAM cell area by $20 \%$. Figure 15.4 .1 c shows a micrograph of the 5 -transistor SRAM cell. The cell area is $3.7 \times 2.0 \mathrm{~mm}^{2}$. The whole cell is covered with the back gate.

In the 5-transistor SRAM cell, of primary concern is the slow write-time of DATAb, because DATAb has no access transistors. Our design target for the write-time of the whole SRAM (=144 cells) is within 2s. Figure 15.4.3a shows the measured waveforms of DATA and DATAb during a write-operation. When BL is low, the transition time of DATAb is 2 ms . In contrast, when BL is high, the transition time of DATAb is 40 ms , because the drive current of M1 in Fig. 15.4.2 is small. This slow transition time can be hidden in the SRAM system-level by pipelining the writeoperation. Figure 15.4.3b shows the timing chart for the pipeline. By pipelining, the total write-time for the $12 \times 12$ SRAM cells is reduced from $5.76 \mathrm{~s}(=40 \mathrm{~ms} \times 144)$ to $1.47 \mathrm{~s}(=10 \mathrm{~ms} \times 143+40 \mathrm{~ms})$,
which satisfies our design target. When row-by-row simultaneous writing is available, the total write-time is reduced from $480 \mathrm{~ms}(=40 \mathrm{~ms} \times 12)$ to $150 \mathrm{~ms}(=10 \mathrm{~ms} \times 11+40 \mathrm{~ms})$.

The $\mathrm{V}_{\mathrm{TH}}$ control technology using a back gate is shown to compensate for the immature $\mathrm{V}_{\mathrm{TH}}$ control process technology and to achieve a reliable SRAM operation. Figure 15.4.4a shows the measured butterfly curves of the SRAM. Back gate voltage $\left(\mathrm{V}_{\mathrm{BGATE}}\right)$ is varied. The inverter gain is 2.7. It is difficult to obtain a larger inverter gain, because the SRAM uses only pMOS OFETs. Figure 15.4.4b shows the measured $V_{\text {bGate }}$ dependence of the static noise margin ( SNM ). The power supply voltage, $\mathrm{V}_{\mathrm{DD}}$, is varied and when $V_{D D}$ is 40 V , $S N M$ increases as $V_{\text {BGATE }}$ increases. In contrast, when $\mathrm{V}_{\mathrm{DD}}$ is 20 V , an optimum $\mathrm{V}_{\text {bGATE }}$ of 25 V achieves the maximum SNM, because there is an optimum |Vth| for OFETs. Compared with SNM at $\mathrm{V}_{\text {BGATE }}=0 \mathrm{~V}$, by adjusting $\mathrm{V}_{\text {BGATE }}$, SNM increases 2.4 and 2.6 times when $\mathrm{V}_{\mathrm{DD}}$ is 40 V and 30 V , respectively.

The $\mathrm{V}_{\text {TH }}$ control technology is also applied to compensate for the chemical degradation of the OFETs and to achieve a reliable SRAM operation. Figure 15.4.5a shows the measured aging characteristics of the inverter in the SRAM. The OFETs were kept in a nitrogen atmosphere except for the measuring time. As time passes, the inverter characteristics show a rightward shift due to the reduced IVth I of the OFETs. Figure 15.4.5b shows the measured aging characteristics of the inverter compensated by the back gate. Figure 15.4.5c shows the aging characteristics of SNM calculated based on Figs. 15.4.5a and b. By compensating the reduced IVth| of OFETs due to the chemical degradation with the back gate, a constant SNM can be achieved. Because the chemical degradation is inherent in OFETs, the proposed compensation technology is essential to OFET applications. Manufacturing variation within a plastic film for the OFETs can also be compensated by dividing the back gate and applying different $V_{\text {BGATE }}$.

Our design target for the transition time of the actuator is within 2 s . As shown in Fig. 15.4.2, the actuator has a large capacitance $(100 \mu \mathrm{~F})$. The breakdown voltage of the actuator is 3 V . Figure 15.4 .6 shows the measured waveforms of the actuator voltage $\left(\mathrm{V}_{\mathrm{ACT}}\right)$ and the actuator displacement. The step voltage height $\left(\mathrm{V}_{\mathrm{X}}\right)$ of $\mathrm{V}_{\mathrm{PL}}$ is varied. The required displacement by Braille users is 0.2 mm . When $V_{\text {PL }}$ is equal to the breakdown voltage of 3 V , the transition time is 34 s , which exceeds our design target. In order to reduce the transition time, $\mathrm{V}_{\mathrm{PH}}$ and $\mathrm{V}_{\mathrm{PL}}$ overdrive techniques are proposed. By increasing $\mathrm{V}_{\mathrm{x}}$ from -3 V to -10 V , the transition time is reduced from 34 s to 2.0 s , which satisfies our design target. In order to avoid a breakdown of the actuator, the overdrive period is determined by the time when $\mathrm{V}_{\mathrm{ACT}}$ is within $\pm 3 \mathrm{~V}$.

Finally, an operation of the Braille sheet display is demonstrated. Figure 15.4.7 shows the measured waveforms of the driver and the actuator for a Braille dot. Movement of the Braille dot, both up and down, has been successfully demonstrated. By using overdrive techniques in $\mathrm{V}_{\mathrm{PH}}$ and $\mathrm{V}_{\mathrm{PL}}$, a 1.6 s actuator transition time is achieved.

Acknowledgements:
The authors acknowledge Prof. M. Doi, University of Tokyo, and Dr. K. Asaka, AIST, for the sheet-type soft actuator made of perfluorinated polymer electrolyte. This work is partially supported by JST, IT program, MEXT, and NEDO.

## References:

[1] T. Someya et al., "Cut-and-Paste Organic FET Customized ICs for Application to Artificial Skin," ISSCC Dig. of Tech. Papers, pp. 288-289, Feb., 2004.
[2] H. Kawaguchi et al., "A Sheet-Type Scanner Based on a 3D Stacked OrganicTransistor Circuit with Double Word-Line and Double Bit-Line Structure," ISSCC Dig. of Tech. Papers, pp. 580-581, Feb., 2005.
[3] Y. Kato et al., "A Flexible, Lightweight Braille Sheet Display with Plastic Actuators Driven by an Organic Field-Effect Transistor Active Matrix," IEDM Tech. Dig., pp. 105-108, Dec., 2005.
[4] S. Iba et al., "Control of Threshold Voltage of Organic Field-Effect Transistors with Double Gate Structure," Applied Physics Letters, 87, 023509, July, 2005.


Figure 15.4.1: (a) (b) Braille sheet display. (c) SRAM cell.


Figure 15.4.3: (a) Measured write-operation. (b) Pipelining for write-operation.


(b)



Figure 15.4.6: Measured accelerated actuator by overdrive techniques.


Figure 15.4.7: Measured Braille sheet display operation.

