Multiple-Cell-Upset Tolerant 6T SRAM Using NMOS-Centered Cell Layout